



# **Triple 3-Input Positive NOR Gate**

**ELECTRICALLY TESTED PER:** MIL-M-38510/30302


## LOGIC DIAGRAM



### **AC TEST CIRCUIT**



## **WAVEFORMS**



### NOTES:

- 1. Pulse generator has the following characteristics:  $t_r \le 6.0$  ns,  $t_f \le$  15 ns, PRR  $\le$  1.0 MHz,  $t_D$  = 0.5  $\mu s$ and ZOUT  $\approx$  50  $\Omega$ .
- 2.  $C_L = 50 \text{ pF} \pm 10\%$ , including scope probe, wiring and stray capacitance, without package in test fixture.
- 3.  $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$ .
- 4. Voltage measurements are to be made with respect to network ground terminal.
- 5. Diodes are 1N3064 or equivalent.
- 6. Terminal condition (pins not designated may be high  $\geq 2.0 \text{ V}$ , low  $\leq 0.7 \text{ V}$ , or open).

# Military 54LS27



# **AVAILABLE AS:**

- 1) JAN: JM38510/30302BXA
- 2) SMD: N/A 3) 883: 54LS27/BXAJC
- X = CASE OUTLINE AS FOLLOWS: PACKAGE: CERDIP: C CERFLAT: D

THE LETTER "M" APPEARS BEFORE THE / ON LCC.

PIN ASSIGNMENTS									
FUNCT.	DIL 632-08	FLATS 717-04	LCC 756A-02	BURN-IN (COND. A)					
A1	1	1	2	GND					
B1	2	2	3	GND					
A2	3	3	4	GND					
B2	4	4	6	GND					
C2	5	5	8	GND					
Y2	6	6	9	VCC					
GND	7	7	10	GND					
Y3	8	8	12	VCC					
A3	9	9	13	GND					
B3	10	10	14	GND					
C3	11	11	16	GND					
Y1	12	12	18	VCC					
C1	13	13	19	GND					
VCC	14	14	20	vcc					

**BURN-IN CONDITIONS:** V<sub>CC</sub> = 5.0 V MIN/6.0 V MAX

TRUTH TABLE							
Α	В	С	Υ				
0	0	0	1				
0	0	1	0				
0	1	0	0				
0	1	1	0				
1	0	0	0				
1	0	1	0				
1	1	0	0				
1	1	1	0				

Symbol	Parameter		Limits					Unit	Test Condition (Unless Otherwise Specified)
	Static	+ 2	+ 25°C Subgroup 1		+ 125°C Subgroup 2		- 55°C Subgroup 3		
	Parameters:	Subgi							
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		٧	$V_{CC} = 4.5 \text{ V}, I_{OH} = -400 \mu\text{A},$ $V_{IL} = 0.7 \text{ V}, V_{IN} = 0.7 \text{ V} \text{ on other inputs.}$
VOL	Logical "0" Output Voltage		0.4		0.4		0.4	٧	$V_{CC}$ = 4.5 V, $I_{OL}$ = 4.0 mA, $V_{IH}$ = 2.0 V, $V_{IN}$ = 2.0 V on other inputs.
VIC	Input Clamping Voltage		- 1.5					v	$V_{CC} = 4.5 \text{ V}$ , $I_{IN} = -18 \text{ mA}$ , other inputs are open.
I <sub>I</sub> H1	Logical "1" Input Current		20		20		20	μА	$V_{CC} = 5.5 \text{ V}, V_{ N} = 2.7 \text{ V},$ other inputs = 0 V.
I <sub>IH2</sub>	Logical "1" Input Current		100		100		100	μА	$V_{CC} = 5.5 \text{ V}, V_{ N} = 5.5 \text{ V},$ other inputs = 0 V.
IIL.	Logical "0" Input Current	- 150	- 380	- 150	- 380	- 150	- 380	μА	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V},$ other inputs = 5.5 V.
los	Output Short Circuit Current	~ 15	- 100	- 15	- 100	- 15	- 100	mA	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V} \text{ (all inputs)},$ $V_{OUT} = 0 \text{ V}.$
ІССН	Power Supply Current		4.0		4.0		4.0	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V (all inputs).
ICCL	Power Supply Current		6.8		6.8		6.8	mA	$V_{CC}$ = 5.5 V, $V_{IN}$ = 4.5 V (all inputs).
ViH	Logical "1" Input Voltage	2.0		2.0		2.0		٧	V <sub>CC</sub> = 4.5 V.
VIL	Logical "0" Input Voltage		0.7		0.7		0.7	٧	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgi	Subgroup 7 Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.	

Symbol	Parameter		Limits						Test Condition (Unless Otherwise Specified)
		+ 25°C Subgroup 9		+ 125°C Subgroup 10		- 55°C Subgroup 11			
	Switching Parameters:								
		Min	Max	Min	Max	Min	Max	]	
<sup>t</sup> PHL <sup>t</sup> PHL	Propagation Delay /Data-Output Output <u>High-Low</u>	2.0	16 15	2.0	26 21	2.0 —	26 21	ns	$V_{CC}$ = 5.0 V, $C_L$ = 50 pF, $R_L$ = 2.0 kΩ. $V_{CC}$ = 5.0 V, $C_L$ = 15 pF, $R_L$ = 2.0 kΩ.
tPLH tPLH	Propagation Delay /Data-Output Output <u>Low-High</u>	2.0 —	22 15	2.0	30 25	2.0 —	30 25	ns	$V_{CC}$ = 5.0 V, $C_L$ = 50 pF, $R_L$ = 2.0 kΩ. $V_{CC}$ = 5.0 V, $C_L$ = 15 pF, $R_L$ = 2.0 kΩ.

NOTE: 1. The limits specified for  $C_L = 15 \, pF$  are guaranteed but not tested.