

10/05/2023

Noah Somashekhar

COSC 211 Lab 3 Written

i) 2.8: Oxabcdef12

$$\begin{aligned} \text{Oxabcdef12} &= (10 \times 16^7) + (11 \times 16^6) + (12 \times 16^5) \\ &\quad + (13 \times 16^4) + (14 \times 16^3) + (15 \times 16^2) + (1 \times 16^1) \\ &\quad + (2 \times 16^0) \end{aligned}$$

$$= (2,882,400,018)_{10}$$

ii) 2.12.1: \$s0 = 0x80000000, \$s1 = 0xD0000000

$$\begin{array}{r} \$s1 = 1000 \\ \$s0 = 1101 \\ \hline 1101 \end{array} \leftarrow \text{overflow}$$

= \$150000000, which when converted back to decimal is 90,316,602,816. This value is too large for MIPS, $(2^{31}-1)$, hence an overflow.

iii) 2.12.2:

The value in \$t0 is not the desired result, so an overflow has occurred.

iv) 2.12.3: sub \$t0, \$s0, \$s1

$$0x80000000 - 0xD0000000 = 0xFF000000$$

$$= -1(2^{32}) = -4,294,967,296$$

$$\$t0 = -4,294,967,296$$

v) 2.12.4: There has not been an overflow.
Min value is $-2,147,483,648$, and
the result falls in the range for a signed
integer.

vi) 2.12.5: add \$t0, \$s0, \$s1
add \$t0, \$t0, \$s1

From earlier question, the binary result of \$t0
is

0101 0000 0000 0000 0000 0000 0000
which resulted in an overflow
so adding \$s0

\$s0 = 0101 0000 0000 0000 0000 0000 0000

The second instruction = 1101 0000

overflow has already occurred and this is
not desired result.

vii) 2.12.6: This is not the desired result
because overflow occurs in the first
instruction.

viii) 2.14:

0000 0010 0001 0001 1000 0000 0010 0000

So...

$\underbrace{000000}_{\text{opcode (empty)}}$
 $\underbrace{10000}_{rs (\$50)}$
 $\underbrace{10000}_{rt (\$50)}$
 $\underbrace{10000}_{rd (\$50)}$
 $\underbrace{00000}_{\text{shift (unused)}}$
 $\underbrace{100000}_{\text{func (add, via green sheet)}}$

So the instruction is add \$50, \$50, \$50 (R-Type)

ix) 2.15: sw \$t1, 32(\$t2)

$\underbrace{sw}_{\text{opcode for sw}}$
 $\underbrace{base (\$t2)}_{(10, decimal)}$
 $\underbrace{rt (\$t1)}_{(9, decimal)}$
 $\underbrace{offset (32)}_{(9, decimal)}$

101011 01010 01001 00000000000010000

So Binary equivalent is

1010 1101 0100 1001 0000 0000 0001 0000

x) 2.19.1: \$t0 = 0xAAAAAAAA, \$t1 = 0x12345678

① Register \$t0 will be shifted left by 44, but the all instruction will give an error because MIPS registers are 32 bit, so not possible.

② The or \$t2, \$t2, \$t1 will be a bitwise operation. Because the previous instruction failed, \$t2 has no value, so \$t2 is equal to \$t1

\$t2 = 0x12345678

xi) 2.19.2:

sll \$t2, \$t0, 4

- This instruction shifts the bits in \$t0 left by 4 bits.

0xAAAAAAAA as binary: 1010101010101010101010101010

So after sll, we get - 10101010101010101010101010100000

$\boxed{\$t2 = 0xAAAAAAAA0}$ (signed two's complement)

andi \$t2, \$t2, -1

\$t2 will bitwise AND -1's value.

So the answer will be same as previous instruction

$\boxed{\$t2 = 0xAAAAAAAA0} = \boxed{-1431655776}$

xii) 2.19.3:

srl \$t2, \$t0, 4

- Shifts the bits in \$t0 right by 3 bits

\$t0 = 0xAAAAAAAA will become 0x15555555

andi \$t2, \$t2, 0xFEEF → And operation

$\boxed{\$t2 = 0x00005545}$