
MOS Transistor: Threshold voltage and drain current, small-signal model and short channel effect

Draw the drain current versus drain voltage characteristics of an n-type MOSFET for three different gate voltages. Clearly show the saturation and ohmic regions, and the relative spacing between the saturation segments of the curves assuming equal increments in gate voltage.

The threshold voltage (V_{TH}) of an n-channel MOSFET is 1V. If the drain current (I_D) is 10µA when drain-to-source voltage (V_{DS}) is 3V and gate-to-source voltage (V_{GS}) is 2V, find out the value of I_D in µA when $V_{DS} = V_{GS} = 4V$.



An n-channel MOSFET with threshold voltage (V_{th}) of 1 V has its gate shorted to drain as shown in the figure. If the drain current $(I_D) = 2$ mA when $V_{DS} = 2$ V, what is I_D when $V_{DS} = 4$ V?

A MOSFET with threshold voltage (V_{TH}) of 1V has its gate and drain tied together and is used as a voltage variable resistor. A d.c resistance ($R = V_{DS}/I_{D}$) of 1 k Ω is seen between source and drain when $V_{DS} = V_{GS} = 10V$. What is the value of R when $V_{DS} = V_{GS} = 5V$.

In an n-channel MOSFET having a threshold voltage (V_{th}) of 1 V, the drain current (I_D) is 2 mA when $V_{GS} = V_{DS} = 2V$, where V_{GS} and V_{DS} are the gate-to-source voltage and drain-to-source voltage, respectively. What is I_D when $V_{GS} = 4V$ and $V_{DS} = 2V$?

An n-channel MOSFET has the following specifications: channel width W=5 μ m, channel length L=1 μ m, gate oxide thickness t_{ox} = 50 nm, surface electron mobility = 800 cm²/V-s, threshold voltage V_{th} =1 V. Find the drain current (I_D) flowing through the device for the following conditions:

(a)
$$V_{GS} = 2 \text{ V}, V_{DS} = 0.5 \text{ V}.$$

(b)
$$V_{GS} = 2 V = V_{DS}$$
.

An n⁺-poly gate n-channel MOSFET has a substrate doping concentration of 10¹⁶ /cm³ and a gate oxide thickness of 100 nm. What will be the change in its threshold voltage if the source-to-substrate voltage is increased to 2 V from zero?

Problem – 8

Calculate the drain current, gd and gm of an n-channel MOSFET with W/L=10, V_{TH} =0.5 V, μ_n =500 cm²/V-s, and oxide thickness of 0.12 μ m with (a) V_{DS} =0.2 V, (b) 2 V and (c) in the saturation region. Assume V_{GS} =4 V in all the calculations.

If this MOSFET and a BJT are to be evaluated for use in a linear amplifier with a quiescent current of 2mA. Calculate the ratio of the transconductances of the two devices and answer which of the two devices will be more suitable for use in the amplifier.

Derive the complete small-signal model for an nMOS transistor with $I_D = 100 \mu A$, $V_{SR} = 1 V$, $V_{DS} = 2V$. Device parameters are $\phi_{\scriptscriptstyle E}$ =0.3 V, W=10 μ m, L=1 μ m, body effect parameter γ =0.5 V^{0.5}, $\mu C_{0x} = 200 \mu A/V^2$, $\lambda = 0.02 V^{-1}$, $t_{0x} = 100 \text{ angstroms}$, built-in potential for source-body and drain-body step p-n junctions is $V_{bi} = 0.6$ V, $C_{sb0} = C_{db0} = 10$ fF. Additional bias-independent overlap capacitance from gate-to-source and gate-to-drain is 1 fF, and $C_{gb} = 5 fF.$

A MOSFET is fabricated on p-type Si substrate having a doping concentration of $N_{\Delta} = 5 \times 10^{15} / \text{cm}^3$. The gate oxide thickness is 200 angstrom. As gate material, n⁺ poly-Si is used and the device has a fixed oxide charge density $Q_f/q = 10^{11} / cm^2$. The MOSFET is operated with $V_{RS} = -2$ V. The channel length and width of this device is given by L=1 μm and W=5 μm . Calculate $V_{D,sat}$ and $I_{D,sat}$ for $V_{GS}=5 V.$

Calculate the values of the $V_{D,sat}$ and $I_{D,sat}$ when V_{GS} =2 V for n-channel MOSFET with V_{TH} =1 V considering field-dependent mobility. Assume L=1 μ m, W=5 μ m, t_{ox} =20 nm, μ_{n} =500 cm²/V-s, m=1.05 and E_c=5x10⁴ V/cm.

What will be the values of $V_{D,sat}$ and $I_{D,sat}$ if is assumed that the current saturation occurs under pinch-off condition? Calculate the source resistance that can be used to model the velocity saturation effect under this simple pinch-off guided saturation model.

Under the condition of VDS=VBS=0, it is commonly assumed that the surface potential ϕ_s is pinned at $2\phi_F$ once the inversion layer is formed. In fact ϕ_s still rises slightly as the gate voltage and inversion charge density increase. Show that a second order correction term yields

$$\phi_s = 2 \phi_F + 2 \frac{kT}{q} \ln \left(\frac{C_{ox} (V_G - V_{FB} - 2 \phi_F)}{\sqrt{(2 \epsilon_{si} kTN_a)}} \right)$$