CSE 490 Project Meeting Logbook

Last Updated: 9/26/2026

Meeting 1: Friday September 18th 2026

Meeting Recap: Talked over project flow, what work has to be done and initial ideas of how to do it, only conceptual at this point. Discussed setting up the software required for the project.

Work Assigned: Set up the required software for the project by Friday 9/25/26, and start designing datapath conceptually.

Meeting 2: Friday September 26th 2026

Meeting Recap: Assigned first two tasks, both of us are nearing the end of a CSE 442 sprint so we have chosen to design two integral but simple aspects of the project, the datapath and the ALU.

Work Assigned: Datapath Design (Nicholas Wichman), ALU (Mansur Nafis) by end of checkpoint 1 (10/4/26 morning)

Meeting 3: Friday October 9th 2026

Meeting Recap: Recapped first 2 tasks assigned, Datapath design and ALU design. Decided that for the second checkpoint we should focus on getting as many components done as possible and leaving wiring work for checkpoint three. We decided on this course of action to be better prepared for midterms we both had during checkpoint two. We have been working on projects together since 2023 so we decided against assigning a specific member to each piece of work.

Work Assigned: PC, PC Adder, IM, RF and Sign Extender (Either Member)

Meeting 4: Friday October 16th 2026

Meeting Recap: Went over all components built up to this point as this is a wrap-up meeting for checkpoint 2. For checkpoint 3 we will be performing much of the work for the project. We still must build the control unit, data memory and muxes along with wiring the components.

Work Assigned: CU, DM, Muxes, Wiring (All Due October 30th)