# Dual 2-Wide, 2-Input Expandable AND-OR-INVERT Gate

The MC14506UB is an expandable AND–OR–INVERT gate with inhibit and 3–state output. The expand option allows cascading with any other gate, which may be carried as far as desired as long as the propagation delay added with each gate is considered. For example, the second AOI gate in this device may be used to expand the first gate, giving an expanded 4–wide, 2–input AOI gate. This device is useful in data control and digital multiplexing applications.

- 3-State Output
- · Separate Inhibit Line
- · Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range


### MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	- 0.5 to + 18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	$-0.5$ to $V_{DD} + 0.5$	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	± 10	mA
$P_{D}$	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: -7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C

# LOGIC DIAGRAM



# MC14506UB



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648



D SUFFIX SOIC CASE 751B

#### ORDERING INFORMATION

MC14XXXUBCP Plastic
MC14XXXUBCL Ceramic
MC14XXXUBD SOIC

 $T_A = -55^{\circ}$  to 125°C for all packages.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{\mbox{in}}$  and  $V_{\mbox{out}}$  should be constrained to the range VSS  $\leq$  ( $V_{\mbox{in}}$  or  $V_{\mbox{out}}$ )  $\leq$  VDD.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.

#### **TRUTH TABLE**

Α	В	U	D	Ε	Inhibit	Disable	Z
0	0	0	0	1	0	0	1
0	Χ	0	X	1	0	0	1
0	Χ	Χ	0	1	0	0	1
Х	0	0	X	1	0	0	1
Х	0	Х	0	1	0	0	1
1	1	Χ	X	Х	X	0	0
Х	Χ	1	1	Х	X	0	0
Х	Х	Х	X	0	Х	0	0
Х	Х	Х	Х	Х	1	0	0
Х	Χ	Х	X	Х	X	1	High
							Impedance

X = Don't Care

# **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

		V <sub>DD</sub>	- 5	5°C		25°C		125	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or $V_{DD}$	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage "0" Level (VO = 4.5 or 0.5 Vdc) (VO = 9.0 or 1.0 Vdc) (VO = 13.5 or 1.5 Vdc)	VIL	5.0 10 15	_ _ _	1.0 2.0 2.5	_ _ _	2.25 4.50 6.75	1.0 2.0 2.5		1.0 2.0 2.5	Vdc
"1" Level (V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	VIH	5.0 10 15	4.0 8.0 12.5	_ _ _	4.0 8.0 12.5	2.75 5.50 8.25	_ _ _	4.0 8.0 12.5	=	Vdc
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) Source (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	ЮН	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	_ _ _ _	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	_ _ _ _	- 1.7 - 0.36 - 0.9 - 2.4	_ _ _ _	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	lOL	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8	_ _ _	0.36 0.9 2.4	_ _ _	mAdc
Input Current	l <sub>in</sub>	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	_	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15	_ _ _	1.0 2.0 4.0	  	0.002 0.004 0.006	1.0 2.0 4.0	_ _ _	30 60 120	μAdc
Total Supply Current**†  (Dynamic plus Quiescent, Per Package)  (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	ΙΤ	5.0 10 15			$I_{T} = (1$	.0.6 μΑ/kHz) f l.1 μΑ/kHz) f l.7 μΑ/kHz) f	+ IDD			μAdc
Three–State Leakage Current	I <sub>TL</sub>	15	_	± 0.1		± 0.0001	± 0.1	_	± 3.0	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I<sub>T</sub> is in  $\mu$ A (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.002.

#### **PIN ASSIGNMENT**

A <sub>A</sub> [	1 •	16	] V <sub>DD</sub>
ВА	2	15	] Z <sub>A</sub>
C <sub>A</sub> [	3	14	DISABLE
D <sub>A</sub> [	4	13	] E <sub>B</sub>
E <sub>A</sub> [	5	12	] D <sub>B</sub>
INH [	6	11	] C <sub>B</sub>
Z <sub>B</sub> [	7	10	] B <sub>B</sub>
V <sub>SS</sub> [	8	9	∃ A <sub>B</sub>

<sup>\*\*</sup>The formulas given are for the typical characteristics only at 25  $^{\circ}\text{C}.$ 


<sup>†</sup>To calculate total supply current at loads other than 50 pF:

# **SWITCHING CHARACTERISTICS\*** ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ )

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ #	Max	Unit
Output Rise and Fall Time $t_{TLH}$ , $t_{THL}$ = (1.5 ns/pF) $C_L$ + 25 ns $t_{TLH}$ , $t_{THL}$ = (0.75 ns/pF) $C_L$ + 12.5 ns $t_{TLH}$ , $t_{THL}$ = (0.55 ns/pF) $C_L$ + 9.5 ns	tTLH, tTHL	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Data Propagation Delay Time $tp_{LH} = (1.7 \text{ ns/pF}) C_L + 210 \text{ ns}$ $tp_{LH} = (0.66 \text{ ns/pF}) C_L + 77 \text{ ns}$ $tp_{LH} = (0.5 \text{ ns/pF}) C_L + 50 \text{ ns}$	<sup>‡</sup> PLH	5.0 10 15	_ _ _	295 110 75	580 225 180	ns
$t_{PHL} = (1.7 \text{ ns/pF}) C_L + 185 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 62 \text{ ns}$ $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 40 \text{ ns}$	<sup>†</sup> PHL	5.0 10 15	_ _ _	270 95 65	480 175 140	ns
Expand Propagation Delay Time $tp_{LH} = (1.7 \text{ ns/pF}) C_L + 95 \text{ ns}$ $tp_{LH} = (0.66 \text{ ns/pF}) C_L + 42 \text{ ns}$ $tp_{LH} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$	<sup>t</sup> PLH	5.0 10 15	_ _ _	180 75 50	430 160 125	ns
$t_{PHL} = (1.7 \text{ ns/pF}) C_L + 115 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 47 \text{ ns}$ $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 30 \text{ ns}$	<sup>t</sup> PHL	5.0 10 15	_ _ _	200 80 55	330 110 90	ns
Inhibit Propagation Delay Time $t_{PLH} = (1.7 \text{ ns/pF}) \text{ C}_{L} + 135 \text{ ns}$ $t_{PLH} = (0.66 \text{ ns/pF}) \text{ C}_{L} + 67 \text{ ns}$ $t_{PLH} = (0.5 \text{ ns/pF}) \text{ C}_{L} + 40 \text{ ns}$	<sup>t</sup> PLH	5.0 10 15	_ _ _	220 100 65	500 225 160	ns
$t_{PHL} = (1.7 \text{ ns/pF}) C_L + 145 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 62 \text{ ns}$ $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 35 \text{ ns}$	<sup>†</sup> PHL	5.0 10 15	_ _ _	230 95 60	400 175 150	ns
3–State Propagation Delay Time "1" to High Impedance	<sup>†</sup> PHZ	5.0 10 15	_ _ _	60 45 35	150 110 90	ns
"0" to High Impedance	<sup>†</sup> PLZ	5.0 10 15	_ _ _	90 55 40	225 140 100	ns
High Impedance to "1"	<sup>†</sup> PZH	5.0 10 15	_ _ _	110 50 40	300 125 100	ns
High Impedance to "0"	<sup>†</sup> PZL	5.0 10 15	_ _ _	170 70 50	425 175 125	ns

 $<sup>^{\</sup>star}$  The formulas given are for the typical characteristics only at 25  $^{\circ}\text{C}.$ 

<sup>#</sup>Data labelled "Typ" Is not to be used for design purposes but is intended as an indication of the IC's potential performance.






Figure 1. Typical Voltage Transfer Characteristics




Figure 2. Typical Output Source Characteristics Test Circuit




Figure 4. 3-State Leakage Current Test Circuit




Figure 3. Typical Output Sink Characteristics Test Circuit




Figure 5. Typical Power Dissipation Test Circuit





Figure 6. Switching Time Test Circuit and Waveforms (Data Inputs)




# **SWITCH POSITIONS**

TEST	S1	S2
<sup>t</sup> PLZ	Α	Α
<sup>t</sup> PHZ	В	В
<sup>t</sup> PZL	А	Α
<sup>t</sup> PZH	В	В

Figure 7. Switching Time Test Circuit and Waveforms (For 3–State Output)

# **OUTLINE DIMENSIONS**

# **L SUFFIX** CERAMIC DIP PACKAGE CASE 620-10



#### NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEAD WHEN
  FORMED PARALLEL.
  DIMENSION F MAY NARROW TO 0.76 (0.030)
  WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIN	IETERS	
DIM	MIN	MIN MAX		MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100	) BSC	2.54	BSC	
Н	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300	0.300 BSC		BSC	
М	0°	15°	0 °	15°	
N	0.020	0.040	0.51	1.01	

# **P SUFFIX**

PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	METERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54	BSC	
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10°	0°	10 °	
S	0.020	0.040	0.51	1.01	

#### **OUTLINE DIMENSIONS**



- DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
U	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
7	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
М	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



