8-Bit Bus-Compatible Latches

The MC14597B and MC14598B are 8-bit latches, one addressed with an internal counter and the other addressed with an external binary address. The 8 latch-outputs are high drive, three-state and bus line compatible. The drive capability allows direct applications with MPU systems such as the Motorola 6800 family.


With MC14597B, a 3-bit address counter (clocked on the falling edge of Increment) selects the appropriate latch. The latches of the MC14598B are accessed via the Address pins, A0, A1, and A2. A Full Flag is provided on the MC14597B to indicate the position of the Address counter.

All 8 outputs from the latches are available in parallel when Enable is in the low state. Data is entered into a selected latch from the Data pin when the Strobe is high. Master reset is available on both parts.


- · Serial Data Input
- Three-State Bus Compatible Parallel Outputs
- Three-State Control Pin (Enable) TTL Compatible Input
- Open Drain Full Flag (Multiple Latch Wire-O Ring)
- Master Reset
- Level Shifting Inputs on All Except Enable
- Diode Protection All Inputs
- Supply Voltage Range 3.0 Vdc to 18 Vdc
- Capable of Driving TTL Over Rated Temperature Range With Fanout as Follows:
 - 1 TTL Load
 - 4 LSTTL Loads

MC14597B

BLOCK DIAGRAMS



MC14598B



OUTPUT TRUTH TABLE

Enable	Outputs
1	High Impedance
0	D _n

D_n = State of nth latch

NC = NO CONNECTION

MC14597B MC14598B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648



D SUFFIX SOIC CASE 751B

ORDERING INFORMATION

MC14597BCP Plastic MC14597BCL Ceramic MC14597BDW SOIC

 $T_{\Delta} = -55^{\circ}$ to 125°C for all packages.



L SUFFIX CERAMIC CASE 726



P SUFFIX PLASTIC CASE 707

ORDERING INFORMATION

MC14598BCP Plastic MC14598BCL Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages.

			_
D0 [1●	18	v _{DD}
RESET [2	17	D1
DATA [3	16	D2
ENABLE [4	15	D3
NC [5	14	D4
STROBE [6	13	D5
A0 [7	12	D6
A1 [8	11	D7
V _{SS} [9	10	A2
			•





MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	- 0.5 to + 18.0	V
V _{in}	Input Voltage, Enable (DC or Transient)	– 0.5 to V _{DD} + 0.5	V
V _{in}	Input Voltage, All other Inputs (DC or Transient)	– 0.5 to V _{DD} + 12	V
V _{out}	Output Voltage (DC or Transient)	– 0.5 to V _{DD} + 0.5	V
l _{in} , lout	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{\text{SS}} \leq (V_{\text{in}} \text{ or } V_{\text{out}}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

		V _{DD}	- 5	5°C		25°C		125	5°C	
Characteristic	Symbo		Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" $V_{in} = V_{DD} \text{ or } 0$	evel V _{OL}	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$ "1"	evel VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95		Vdc
(V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	evel V _{IL}	5.0 10 15	_ _ _	0.8 1.6 2.4	_ _ _	1.1 2.2 3.4	0.8 1.6 2.4	_ _ _	0.8 1.6 2.4	Vdc
"1" (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	Level VIH	5.0 10 15	2.0 6.0 10	_ _ _	2.0 6.0 10	1.9 3.1 4.3	_ _ _	2.0 6.0 10	_ _ _	Vdc
Input Voltage "0" Other Inputs (VO = 4.5 or 0.5 Vdc) (VO = 9.0 or 1.0 Vdc) (VO = 13.5 or 1.5 Vdc)	Level V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ "1" $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	evel V _{IH}	5.0 10 15	3.5 7.0 11	_	3.5 7.0 11	2.75 5.50 8.25	_ _	3.5 7.0 11		Vdc
Output Drive Current (Full — Sink Only) (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	urce I _{OH}	5.0 10 1 5	-1.0 - -	- - -	- 1.0 	- 2.0 - 6.0 - 12	_ _ _	- 1.0 	_ _ _	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink I _{OL}	5.0 10 15	1.6 — —	=	1.6 — —	3.2 6.0 12	_ _	1.6 — —	=	mAdc
Input Current	l _{in}	15	_	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Three–State Leakage Current	lTL	15	_	±0.1	_	±0.00001	±0.1	_	±3.0	μAdc
Input Capacitance (Vin = 0)	C _{in}		_	_	_	5.0	7.5	_		pF
Quiescent Current (Per Package)	I _{DD}	5.0 10 15		5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
**Total Supply Current at an External Load Capacitance of 130 pF	lΤ	5.0 10			$I_T = (4$	2.0 μΑ/kHz) f 4.0 μΑ/kHz) f 6.0 μΑ/kHz) f	+ IDD			μAdc

[†]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

^{*} Maximum Ratings are those values beyond which damage to the device may occur.

[†]Temperature Derating:

[&]quot;P and D/DW" Packages: - 7.0 mW/C From 65°C To 125°C Ceramic

[&]quot;L" Packages: - 12 mW/°C From 100°C To 125°C

^{**}The formulas given are for the typical characteristics only at 25 $^{\circ}\text{C}.$


SWITCHING CHARACTERISTICS* ($T_A = 25$ °C, $C_L = 130$ pF + 1 TTL Load)

		V _{DD}		All Types		
Characteristic	Symbol	Vdc	Min	Typ #	Max	Unit
Output Rise and Fall Time t_{TLH} , $t_{THL} = (0.5 \text{ ns/pF}) C_L + 35 \text{ ns}$ t_{TLH} , $t_{THL} = (0.2 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.16 \text{ ns/pF}) C_L + 20 \text{ ns}$	tTLH, tTHL	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Propagation Delay Time Enable to Output	tPLH, tPHL	5.0 10 15	_ _ _	160 125 100	320 250 200	ns
Strobe to Output		5.0 10 15	_ _ _	200 100 80	400 200 160	
Strobe to Full (MC14597B only)		5.0 10 15	_ _ _	200 100 80	400 200 160	
Reset to Output		5.0 10 15	_ _ _	175 90 70	350 180 140	
Pulse Width Enable	t _{WH} , t _{WL}	5.0 10 15	320 240 160	160 120 80	_ _ _	ns
Strobe		5.0 10 15	200 100 80	100 50 40	_ _ _	
Increment (MC14597B only)		5.0 10 15	200 100 80	100 50 40	_ _ _	
Reset		5.0 10 15	300 160 100	150 80 50	_ _ _	
Setup Time Data	^t su	5.0 10 15	100 50 35	50 25 20	_ _ _	ns
Address (MC14598B only)		5.0 10 15	200 100 70	100 50 35	_ _ _	
Increment (MC14597B only)		5.0 10 15	400 200 170	200 100 85	_ _ _	
Hold Time Data	^t h	5.0 10 15	100 50 35	50 25 20	_ _ _	ns
Address (MC14598B only)		5.0 10 15	100 50 35	50 25 20	_ _ _	
Reset Removal Time	^t rem	5.0 10 15	20 20 20	- 25 - 15 - 10	_ _ _	ns


^{*} The formulas given are for the typical characteristics only at 25°C.


[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14597B FUNCTION DIAGRAM



MC14597B TIMING DIAGRAMS







* 1.4 V with $V_{DD} = 5.0 \text{ V}$

- 1. High-impedance output state (another device controls bus).
- 2. Reset in High state.

MC14598B FUNCTION DIAGRAM



MC14598B TIMING DIAGRAM



* 1.4 V with V_{DD} = 5.0 V

- 1. High-impedance output state (another device controls bus).
- 2. Output Load as for MC14597B.

LATCH TRUTH TABLE

Strobe	Reset	Address Latch	Other Latches
0	1	*	*
1	1	Data	*
Х	0	0	0

^{* =} No change in state of latch


X = Don't care

TRUTH TABLE FOR MC14597B

Increment	Enable	Reset	Address Counter	Full
~	Х	1	Count Up	_
	Х	1	No Change	_
Х	1	0	Reset to Zero	Set to One
X	0	1	No Change	Set to One
Х	1	1	If at ADDRESS 7	To Zero on Falling Edge of STROBE

X = Don't care

TEST LOAD ALL OUTPUTS




Circuit diagrams external to or containing Motorola products are included as a means of illustration only. Complete information sufficient for construction purposes may not be fully illustrated. Although the information herein has been carefully checked and is believed to be reliable. Motorola assumes no responsibility for inaccuracies. Information herein does not convey to the purchaser any license under the

patent rights of Motorola or others.

The information contained herein is for guidance only, with no warranty of any type, expressed or implied. Motorola reserves the right to make any changes to the information and the product(s) to which the information applies and to discontinue manufacture of the product(s) at any time.

OUTLINE DIMENSIONS

L SUFFIX CERAMIC DIP PACKAGE CASE 620-10 ISSUE V



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEAD WHEN
 FORMED PARALLEL.
 DIMENSION F MAY NARROW TO 0.76 (0.030)
 WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIMETER			
DIM	MIN	MAX	MIN	MAX		
Α	0.750	0.785	19.05	19.93		
В	0.240	0.295	6.10	7.49		
C		0.200		5.08		
D	0.015	0.020	0.39	0.50		
Е	0.050	BSC	1.27 BSC			
F	0.055	0.065	1.40	1.65		
G	0.100	BSC	2.54 BSC			
Н	0.008	0.015	0.21	0.38		
K	0.125	0.170	3.18	4.31		
L	0.300 BSC		7.62 BSC			
M	0 °	15°	0 °	15°		
N	0.020	0.040	0.51	1.01		

P SUFFIX

PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

 5. ROUNDED CORNERS OPTIONAL.


	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10°	0°	10 °	
S	0.020	0.040	0.51	1.01	

OUTLINE DIMENSIONS



- TES:
 DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
 BED SIDE
- PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	



⊕ 0.25 (0.010) M T B S A S

- OTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION I TO CENTER OF LEAD WHEN FORMED PARALLEL.

 4. DIMENSION F FOR FULL LEADS. HALF LEADS OPTIONAL AT LEAD POSITIONS 1, 9, 10, AND 49. 10, AND 18.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.880	0.910	22.35	23.11	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.021	0.38	0.53	
F	0.055	0.070	1.40	1.78	
G	0.100	BSC	2.54 BSC		
J	0.008	0.012	0.20	0.30	
K	0.125	0.170	3.18	4.32	
L	0.300 BSC		7.62 BSC		
M	0°	15°	0°	15°	
N	0.020	0.040	0.51	1.02	

P SUFFIX PLASTIC DIP PACKAGE CASE 707-02 ISSUE C







NOTE:

- POSITIONAL TOLERANCE OF LEADS (D),
 SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM
 MATERIAL CONDITION, IN RELATION TO
 SEATING PLANE AND EACH OTHER.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	22.22	23.24	0.875	0.915	
В	6.10	6.60	0.240	0.260	
С	3.56	4.57	0.140	0.180	
D	0.36	0.56	0.014	0.022	
F	1.27	1.78	0.050	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.02	1.52	0.040	0.060	
J	0.20	0.30	0.008	0.012	
K	2.92	3.43	0.115	0.135	
L	7.62 BSC		0.300 BSC		
М	0 °	15°	0 °	15°	
N	0.51	1.02	0.020	0.040	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marae registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design=NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



