# **Triple Gate**

Dual 4-Input "NAND" Gate 2-Input "NOR/OR" Gate 8-Input "AND/NAND" Gate

The MC14501UB is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired. Additional characteristics can be found on the Family Data Sheet.

- · Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- · Logic Swing Independent of Fanout
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range


## MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage	- 0.5 to + 18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	$-0.5$ to $V_{DD} + 0.5$	V
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mA
$P_{D}$	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

## **CIRCUIT SCHEMATIC**



Numbers in parenthesis are for second 4-input gate.

## MC14501UB



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648



D SUFFIX SOIC CASE 751B


### **ORDERING INFORMATION**

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBD SOIC

 $T_A = -55^{\circ}$  to 125°C for all packages.

## LOGIC DIAGRAM

(POSITIVE LOGIC)



Use Dotted Connection Externally to Obtain 8–Input AND/NAND

NOTE: Pin 14 must not be used as an input to the inverter.

**ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

		V <sub>DD</sub>	- 5	5°C 25°C 12		5°C				
Characteristic	Symbol	Vdc	Min	Max	Min	Тур#	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD} \text{ or } 0$	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or $V_{DD}$ "1" Level	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_	Vdc
Input Voltage "0" Level (V <sub>O</sub> = 3.6 or 1.4 Vdc) (V <sub>O</sub> = 7.2 or 2.8 Vdc) (V <sub>O</sub> = 11.5 or 3.5 Vdc)	VIL	5.0 10 15	_ _ _	1.5 3.0 3.75	_ _ _	2.25 4.50 6.75	1.5 3.0 3.75	_ _ _	1.4 2.9 3.6	Vdc
(V <sub>O</sub> = 1.4 or 3.6 Vdc) "1" Level (V <sub>O</sub> = 2.8 or 7.2 Vdc) (V <sub>O</sub> = 3.5 or 11.5 Vdc)	VIH	5.0 10 15	3.6 7.1 11.4	_ _ _	3.5 7.0 11.25	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	Vdc
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) NAND* (VOH = 13.5 Vdc)	IOH	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8	_ _ _ _	- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5	_ _ _ _	- 0.7 - 0.14 - 0.35 - 1.1	_ _ _ _	mAdc
(V <sub>OH</sub> = 2.5 Vdc) NOR (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc (V <sub>OH</sub> = 13.5 Vdc)		5.0 5.0 10 15	- 2.1 - 0.42 - 1.06 - 3.1	_ _ _ _	- 1.75 - 0.35 - 0.88 - 2.63	- 3.0 - 0.63 - 1.58 - 6.12	— — — —	- 1.22 - 0.24 - 0.62 - 1.84	_ _ _ _	mAdc
(V <sub>OH</sub> = 2.5 Vdc) NOR- (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) Inverter (V <sub>OH</sub> = 13.5 Vdc)		5.0 5.0 10 15	- 3.6 - 0.72 - 1.8 - 5.4	_ _ _ _	- 3.0 - 0.6 - 1.5 - 4.5	- 5.1 - 1.08 - 2.7 - 10.5	_ _ _	- 2.1 - 0.42 - 1.05 - 3.15	_ _ _ _	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ NAND* $(V_{OL} = 1.5 \text{ Vdc})$	lOL	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4	_ _ _	mAdc
(V <sub>OL</sub> = 0.4 Vdc) NOR (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)		5.0 10 15	0.92 2.34 6.12	_ _ _	0.77 1.95 5.1	1.32 3.37 13.2		0.54 1.36 3.57		mAdc
(V <sub>OL</sub> = 0.4 Vdc) NOR– (V <sub>OL</sub> = 0.5 Vdc) Inverter (V <sub>OL</sub> = 1.5 Vdc)		5.0 10 15	1.54 3.90 10.2	_ _ _	1.28 3.25 8.5	2.2 5.63 22		0.90 2.27 5.95	_ _ _	mAdc
Input Current	l <sub>in</sub>	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (Vin = 0)	C <sub>in</sub>	_	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15	_ _ _	0.25 0.5 1.0	_ _ _	0.0005 0.0010 0.0015	0.25 0.5 1.0	_ _ _	7.5 15 30	μAdc
Total Supply Current**†  (Dynamic plus Quiescent, Per Package)  (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	ΙΤ	5.0 10 15			$I_T = (2$	.2 μA/kHz) f 2.4 μA/kHz) f 3.6 μA/kHz) f	+ I <sub>DD</sub>			μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.004.

<sup>\*\*</sup>The formulas given are for the typical characteristics only at 25  $^{\circ}\text{C}.$ 

<sup>†</sup>To calculate total supply current at loads other than 50 pF:

## **SWITCHING CHARACTERISTICS**\*\* ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

Characteristic	Figure	Symbol	$V_{DD}$	Typ#	Max	Unit	
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) \text{ C}_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) \text{ C}_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) \text{ C}_L + 10 \text{ ns}$	NAND, NOR	2, 3	tтLН	5.0 10 15	180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) \text{ C}_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) \text{ C}_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) \text{ C}_L + 9.5 \text{ ns}$	NAND, NOR	2, 3	<sup>t</sup> THL	5.0 10 15	100 50 40	200 100 80	ns
Output Rise Time $t_{TLH} = (1.35 \text{ ns/pF}) C_L + 32.5 \text{ ns}$ $t_{TLH} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/pF}) C_L + 17 \text{ ns}$	NOR-Inverter	3	<sup>t</sup> TLH	5.0 10 15	100 50 40	200 100 80	ns
Output Fall Time $t_{THL} = (0.67 \text{ ns/pF}) \text{ C}_L + 26.5 \text{ ns}$ $t_{THL} = (0.45 \text{ ns/pF}) \text{ C}_L + 17.5 \text{ ns}$ $t_{THL} = (0.37 \text{ ns/pF}) \text{ C}_L + 11.5 \text{ ns}$	NOR-Inverter	3	<sup>t</sup> THL	5.0 10 15	60 40 30	120 80 60	ns
Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) \text{ C}_{L} + 45 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) \text{ C}_{L} + 37 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) \text{ C}_{L} + 25 \text{ ns}$	NAND	2	tPLH, tPHL	50 10 15	130 70 50	260 140 100	ns
$t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 32 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 20 \text{ ns}$	NOR	3	<sup>t</sup> PLH <sup>t</sup> PHL	5.0 10 15	115 65 45	230 130 90	ns
$t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 45 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 37 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$	NOR-Inverter	3	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	130 70 50	260 140 100	ns

<sup>\*</sup>The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

 $This \ device \ contains \ protection \ circuitry \ to \ guard \ against \ damage \ due \ to \ high \ static \ voltages \ or \ electric \ fields. \ However,$  $precautions\ must\ be\ taken\ to\ avoid\ applications\ of\ any\ voltage\ higher\ than\ maximum\ rated\ voltages\ to\ this\ high-impedance$ circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must

be left open.





Figure 1. Power Dissipation Test Circuit and Waveform






Figure 2. Input "NAND" Gate Switching Time Test Circuit and Waveforms





Figure 3. "NOR" Gate and "NOR-Inverter" Switching Time Test Circuit and Waveforms

## **OUTLINE DIMENSIONS**

## **L SUFFIX** CERAMIC DIP PACKAGE CASE 620-10



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.


  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

  4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC RODY.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100	BSC	2.54 BSC		
Н	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300	BSC	7.62	BSC	
М	0°	15°	0 °	15°	
N	0.020	0.040	0.51	1.01	

## **P SUFFIX**

PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.70	1.02	1.77		
G	0.100	BSC	2.54 BSC			
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
M	0°	10°	0°	10 °		
S	0.020	0.040	0.51	1.01		

### **OUTLINE DIMENSIONS**



- DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
Κ	0.10	0.25	0.004	0.009	
М	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



