

SCHS031

CD4026B, CD4033B Types

CMOS Decade Counters/Dividers

High-Voltage Types (20-Volt Rating)
With Decoded 7-Segment Display Outputs and:
Display Enable — CD4026B
Ripple Blanking — CD4033B

■ CD4026B and CD4033B each consist of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving one stage in a numerical display.


These devices are particularly advantageous in display applications where low power dissipation and/or low package count are important.


Inputs common to both types are CLOCK, RESET, & CLOCK INHIBIT; common outputs are CARRY OUT and the seven decoded outputs (a, b, c, d, e, f, g). Additional inputs and outputs for the CD4026B include DISPLAY ENABLE input and DISPLAY ENABLE and UNGATED "CSEGMENT" outputs. Signals péculiar to the CD4033B are RIPPLE-BLANKING INPUT AND LAMP TEST INPUT and a RIPPLE-BLANKING OUTPUT.

A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. The CLOCK INHI-BIT signal can be used as a negative-edge clock if the clock line is held high. Antilock gating is provided on the JOHNSON counter. thus assuring proper counting sequence. The CARRY-OUT (Cout) signal completes one cycle every ten CLOCK INPUT cycles and is used to clock the succeeding decade directly in a multi-decade counting chain. The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven

Features:


- Counter and 7-segment decoding in one package
- Easily interfaced with 7-segment display types
- Fully static counter operation: DC to 6 MHz (typ.)
 at V_{DD}=10 V
- Ideal for low-power displays
- Display enable output (CD4026B)
- "Ripple blanking" and lamp test (CD4033B)
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Schmitt-triggered clock inputs
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices" Applications
- Decade counting 7-segment decimal display
- Frequency division 7-segment decimal displays
- Clocks, watches, timers (e.g. ÷60, ÷ 60, ÷ 12 counter/display)
- Counter/display driver for meter applications






segment display device used for representing the decimal numbers 0 to 9. The 7-segment outputs go high on selection in the CD4033B; in the CD4026B these outputs go high only when the DISPLAY ENABLE IN is high.

TERMINAL DIAGRAMS



CD4026B



CD4033B

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For T _A = +100°C to +125°C	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package	Types)100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg})	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s m	eax +265°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		V _{DD}	(UNITS		
N Company of the second	<u> </u>	(V)	MIN.	MAX.]	
Supply-Voltage Range (For Temperature Range)	A = Full Package		3	18	٧	
Clock Input Frequency,	fcL	5 10 15	-	2.5 5.5 8	MHz	
Clock Pulse Width,	tWCL.	5 10 15	220 100 80	- - -		
Clock Rise and Fall Time,	^t rCL ^{, t} fCL	5 10 15	-	Unlimited		
Clock Inhibit Set Up Time,	^t su	5 10 15	200 50 30	- - -	ns	
Reset Pulse Width,	tw	5 10 15	200 100 50	- - -		
Reset Removal Time	· · ·	5 10 15	30 15 10	- - -		

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS				
ISTIC	vo	VIN	VDD			1			+25		•			
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.				
Quiescent Device Current, IDD Max.	-	0,5	5	5	5	150	150		0.04	5	μΑ			
		0,10	10	10	10	300	300	-	0.04	10				
	_	0,15	15	20	20	600	600	-	0.04	20				
	_	0,20	20	100	100	3000	3000	-	0.08	100				
Output Low	0.4	0,5	- 5	0.64	0.61	0.42	0.36	0.51	1	-				
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		mA			
IQL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_				
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1					
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2					
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	:. —				
IOH Min.	13.5	0,15	15	-4.2	-4	2.8	-2.4	-3.4	-6.8					
Output Voltage:	_	0,5	5		0	.05		-	0	0.05	;			
Low-Level,	_	0,10	10	0.05				-	- 0	0.05	v			
VOL Max.	_	0,15	15	0.05				. =	0	0.05				
Output Voltage:	_	0,5	5	4.95				4.95	5	-				
High Level,	-	0,10	10	9.95				9.95	10	-				
VOH Min.	_	0,15	15	14.95				14.95	15	-				
Input Low	0.5, 4.5	_	5		1.5				-	1.5				
Voltage, VIL Max.	1, 9	_	10	3					-	3				
	1.5,13.5	_	15	4				_	i —	4	v			
Input High Voltage, VIH Min.	0.5, 4.5	-	5	3.5			3.5			ľ				
	1, 9		10	7				7						
	1.5,13.5	-	15	11				11	_	_				
Input Current IN Max.	_	0,18	18	±0.1	±0.1	±1	±1		±10 ⁻⁵	±0.1	μΑ			

CD4026B

When the DISPLAY ENABLE IN is low the seven decoded outputs are forced low regardless of the state of the counter. Activation of the display only when required results in significant power savings. This system also facilitates implementation of display-character multiplexing.

The CARRY OUT and UNGATED "C-SEGMENT" signals are not gated by the DISPLAY ENABLE and therefore are available continuously. This feature is a requirement in implementation of certain divider functions such as divide-by-60 and divide-by-12.

CD4033B

The CD4033B has provisions for automatic blanking of the non-significant zeros in a multi-digit decimal number which results in an easily readable display consistent with normal writing practice. For example, the number 0050.0700 in an eight digit display would be displayed as 50.07. Zero suppression on the integer side is obtained by connecting the RBI terminal of the CD4033B associated with the most significant digit in the display to a low-level voltage and connecting the RBO terminal of that stage to the RBI terminal of the CD4033B in the next-lower significant position in the display. This procedure is continued for each succeeding CD4033B on the integer side of the display.

On the fraction side of the display the RBI of the CD4033B associated with the least significant bit is connected to a low-level voltage and the RBO of that CD4033B is connected to the RBI terminal of the CD4033B in the next more-significant-bit position. Again, this procedure is continued for all CD4033B's on the fraction side of the display.

In a purely fractional number the zero immediately preceding the decimal point can be displayed by connecting the RBI of that stage to a high level voltage (instead of to the RBO of the next more-significant-stage). For example: optional zero \rightarrow 0.7346. Likewise, the zero in a number such as 763.0 can be displayed by connecting the RBI of the CD4033B associated with it to a high-level voltage.

Ripple blanking of non-significant zeros provides an appreciable savings in display power.

The CD4033B has a LAMP TEST input which, when connected to a high-level voltage, overrides normal decoder operation and enables a check to be made on possible display malfunctions by putting the seven outputs in the high state.

The CD4026B- and CD4033B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).




Fig. 1 - CD4026B logic diagram.




Fig. 2 - CD4033B logic diagram.




Fig. 6 — Typical n-channel output low (sink) current characteristics.




Fig. 7 — Minimum n-channel output low (sink) current characteristics.




Fig. 3 - CD4026B timing diagram.




Fig. 4 -- CD40338 timing diagram.




Fig. 5 — Detail of typical flip-flop stage for both types.




Fig. 8 — Typical p-channel output high (source) current characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r , t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

		TEST CONDITIONS	LIMITS				
CHARACTERISTIC			V _{DD}	1		Max.	UNITS
CLOCKED OPERATION				11	1 4,1		
Propagation Delay Time; tpLH	i, ^t PHL		5	_	250	500	
Carry-Out Line			10	_ ,	100	200	
<u></u>			15	_	75	150	
			5	_	350	700	
Decode Outlines			10	_	125	250	ns
			15	_	90	180	
Transition Time; t _{THI}	_ ^{, t} TLH		5	_	100	200	
Carry-Out Line			10	_	50	100	
			15	_	25	50	
Maximum Clock Input Frequency,	fCL▲		5	2.5	5	_	
en en jedin om de skriver i de s			10	5.5	11	_	MHz
			15	8	16	_	
Min. Clock Pulse Width, tw	•	;	5		110	220	
			10	_	50	100	
			15		40	80	
Clock and Clock Inhibit Rise or Fall Time;		j	5				
^t rCL,	tfCL		10	—		ns	
		*	15				
Average Input Capacitance, C _{IN}	Any Input		_ 5 7			pF	
RESET OPERATION						1	•
Propagation Delay Time;			5		275	550	
To Carry-Out Line, tpLH			10			240	
		1	15	_		160	
To Decode Out Lines, tput	^t PLH		5	_		600	
1112	(L)		10	_		250	
			15	_		180	
Min. Reset Pulse Width, tw	• •		5	_		120	ns
••••••••••••••••••••••••••••••••••••••			10	_		100	
			15	_	25	50	
Min. Reset Removal Time		3F -08	5		0	30	
The second		Mara ja r S	10	_	0	15	
			15	_	0	10	

[▲] Measured with respect to carry-out line.




Fig. 9 – Minimum p-channel output high (source) current characteristics.




Fig. 10 — Typical propagation delay time as a function of load capacitance for decoded outputs.




Fig. 11 — Typical propagation delay time as a function of load capacitance for carry-out outputs.





Fig. 12 – Typical maximum clock input-frequency as a function of supply voltage.




Chip dimensions and pad layout for CD4026B


Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).


Chip dimensions and pad layout for CD4033B

INTERFACING THE CD4026B AND CD4033B WITH COMMERCIALLY AVAILABLE 7-SEGMENT DISPLAY DEVICES*



* The interfacing buffers shown, while a necessity with the CD4026A and CD4033A, are not required when using the "B" devices; the "B" outputs (≈ 10 times the "A" outputs) can drive most display devices directly especially at voltages above 10 V.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated