# **Quad 2-Channel Analog Multiplexer/Demultiplexer**

The MC14551B is a digitally–controlled analog switch. This device implements a 4PDT solid state switch with low ON impedance and very low OFF Leakage current. Control of analog signals up to the complete supply voltage range can be achieved.


- Triple Diode Protection on All Control Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (VDD VEE) = 3.0 to 18 V
   Note: VEE must be ≤ VSS
- Linearized Transfer Characteristics
- Low Noise 12 nV√Cycle, f ≥ 1.0 kHz typical
- For Low R<sub>ON</sub>, Use The HC4051, HC4052, or HC4053 High–Speed CMOS Devices
- · Switch Function is Break Before Make

#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage (Referenced to V <sub>EE</sub> , $V_{SS} \ge V_{EE}$ )	- 0.5 to + 18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient) (Referenced to VSS for Control Input & VEE for Switch I/O)	– 0.5 to V <sub>DD</sub> + 0.5	>
l <sub>in</sub>	Input Current (DC or Transient), per Control Pin	± 10	mA
I <sub>SW</sub>	Switch Through Current	± 25	mA
PD	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages – 12 mW/°C From 100°C To 125°C



Control	ON					
0	W0 X0 Y0 Z0					
1	W1 X1 Y1 Z1					
V== - Bin 16						

 $V_{DD} = Pin 16$   $V_{SS} = Pin 8$  $V_{EE} = Pin 7$ 

## MC14551B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648



D SUFFIX SOIC CASE 751B

#### ORDERING INFORMATION

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBD SOIC

 $T_A = -55^{\circ}$  to 125°C for all packages.

#### **PIN ASSIGNMENT**

/								
W1 [	1 ●	16	V <sub>DD</sub>					
X0 [	2	15	] wo					
X1 [	3	14	þ w					
Χ[	4	13	] z					
Υ[	5	12	] Z1					
Y0 [	6	11	] Z0					
VEE [	7	10	Y1					
V <sub>SS</sub> [	8	9	CONTROL					
			•					

NOTE: Control Input referenced to  $V_{SS}$ , Analog Inputs and Outputs reference to  $V_{EE}$ .  $V_{EE}$  must be  $\leq V_{SS}$ .

#### **ELECTRICAL CHARACTERISTICS**

				− 55°C 25°C			12	5°C			
Characteristic	Symbol	$v_{DD}$	Test Conditions	Min	Max	Min	Тур#	Max	Min	Max	Unit
SUPPLY REQUIREMENTS (Voltages Referenced to V <sub>EE</sub> )											
Power Supply Voltage Range	V <sub>DD</sub>	_	V <sub>DD</sub> - 3.0 ≥ V <sub>SS</sub> ≥ V <sub>EE</sub>	3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	I <sub>DD</sub>	5.0 10 15	Control Inputs: $V_{in} = V_{SS}$ or $V_{DD}$ , Switch I/O: $V_{EE} \le V_{I/O} \le V_{DD}$ , and $\Delta V_{switch} \le 500 \text{ mV}^{**}$		5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μА
Total Supply Current (Dynamic Plus Quiescent, Per Package)	I <sub>D(AV)</sub>	5.0 10 15	T <sub>A</sub> = 25°C only (The channel component, (V <sub>in</sub> – V <sub>out</sub> )/R <sub>on</sub> , is not included.)		7	ГурісаІ	(0.07 μA/kl (0.20 μA/kl (0.36 μA/kl	Hz) f + I	DD		μА
CONTROL INPUT (Voltages	Referenced	to V <sub>SS</sub>	3)								
Low-Level Input Voltage	VIL	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	_ _ _	1.5 3.0 4.0	_ 	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	٧
High-Level Input Voltage	VIH	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	V
Input Leakage Current	l <sub>in</sub>	15	V <sub>in</sub> = 0 or V <sub>DD</sub>	_	±0.1	_	±0.00001	±0.1	_	±1.0	μΑ
Input Capacitance	C <sub>in</sub>	_		_	_	_	5.0	7.5	_	_	pF
SWITCHES IN/OUT AND CO	OMMONS O	UT/IN -	- W, X, Y, Z (Voltages Re	ference	d to VEI	E)					
Recommended Peak-to- Peak Voltage Into or Out of the Switch	V <sub>I/O</sub>	_	Channel On or Off	0	V <sub>DD</sub>	0	_	V <sub>DD</sub>	0	V <sub>DD</sub>	V <sub>p-p</sub>
Recommended Static or Dynamic Voltage Across the Switch** (Figure 3)	∆V <sub>switch</sub>	_	Channel On	0	600	0	_	600	0	300	mV
Output Offset Voltage	Voo	_	V <sub>in</sub> = 0 V, No Load	_	_	_	10	_	_	_	μV
ON Resistance	R <sub>on</sub>	5.0 10 15	$\begin{array}{l} \Delta V_{Switch} \leq 500 \text{ mV}^{**}, \\ V_{in} = V_{IL} \text{ or } V_{IH} \\ \text{(Control), and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$	_	800 400 220	_ _ _	250 120 80	1050 500 280	_ _ _	1200 520 300	Ω
ΔON Resistance Between Any Two Channels in the Same Package	ΔR <sub>on</sub>	5.0 10 15			70 50 45		25 10 10	70 50 45	_ _ _	135 95 65	Ω
Off–Channel Leakage Current (Figure 8)	l <sub>off</sub>	15	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Control) Channel to Channel or Any One Channel	1	±100	_	±0.05	±100	_	±1000	nA
Capacitance, Switch I/O	C <sub>I/O</sub>	_	Switch Off	_	_		10	_	_	_	pF
Capacitance, Common O/I	C <sub>O/I</sub>	_		_	_	_	17	_	_	_	pF
Capacitance, Feedthrough (Channel Off)	C <sub>I/O</sub>	_	Pins Not Adjacent Pins Adjacent	_		_ 	0.15 0.47				pF

<sup>#</sup>Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

<sup>\*\*</sup>For voltage drops across the switch (ΔV<sub>Switch</sub>) > 600 mV ( > 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn; i.e. the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

**ELECTRICAL CHARACTERISTICS** ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C, V_{EE} \leq V_{SS}$ )

Characteristic	Symbol	V <sub>DD</sub> – V <sub>EE</sub> Vdc	Min	Typ #	Max	Unit
Propagation Delay Times Switch Input to Switch Output ( $R_L = 10 \text{ k}\Omega$ ) $tp_{LH}$ , $tp_{HL} = (0.17 \text{ ns/pF}) C_L + 26.5 \text{ ns}$ $tp_{LH}$ , $tp_{HL} = (0.08 \text{ ns/pF}) C_L + 11 \text{ ns}$ $tp_{LH}$ , $tp_{HL} = (0.06 \text{ ns/pF}) C_L + 9.0 \text{ ns}$	<sup>t</sup> PLH <sup>,</sup> <sup>t</sup> PHL	5.0 10 15	_ _ _ _	35 15 12	90 40 30	ns
Control Input to Output (R <sub>L</sub> = 10 k $\Omega$ ) VEE = VSS (Figure 4)	<sup>t</sup> PLH <sup>, t</sup> PHL	5.0 10 15	_ _ _	350 140 100	875 350 250	ns
Second Harmonic Distortion $R_L = 10 \text{ k}\Omega$ , $f = 1 \text{ kHz}$ , $V_{\text{in}} = 5 \text{ V}_{\text{p-p}}$	_	10	_	0.07	_	%
Bandwidth (Figure 5) $R_L = 1 \text{ k}\Omega, V_{in} = 1/2 \text{ (V}_{DD} - V_{EE}) p-p,$ $20 \text{ Log (V}_{out}/V_{in}) = -3 \text{ dB, C}_L = 50 \text{ pF}$	BW	10	_	17	_	MHz
Off Channel Feedthrough Attenuation, Figure 5 $R_L$ = 1 $k\Omega$ , $V_{in}$ = 1/2 ( $V_{DD}$ – $V_{EE}$ ) $p$ – $p$ , $f_{in}$ = 55 MHz	_	10	_	- 50	_	dB
Channel Separation (Figure 6) $R_L$ = 1 $k\Omega$ , $V_{in}$ = 1/2 ( $V_{DD}$ – $V_{EE}$ ) $p$ – $p$ , $f_{in}$ = 3 MHz	_	10	_	- 50	_	dB
Crosstalk, Control Input to Common O/I, Figure 7 R1 = 1 k $\Omega$ , R $_{L}$ = 10 k $\Omega$ , Control t $_{f}$ = t $_{f}$ = 20 ns	_	10	_	75	_	mV

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$  for control inputs and  $V_{EE} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$  for Switch I/O.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub>, V<sub>EE</sub>, or V<sub>DD</sub>). Unused outputs must be left open.




Figure 1. Switch Circuit Schematic




Figure 2. MC14551B Functional Diagram

#### **TEST CIRCUITS**




Figure 3.  $\Delta V$  Across Switch




Figure 4. Propagation Delay Times, Control to Output

Control input used to turn ON or OFF the switch under test.




Figure 5. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 6. Channel Separation (Adjacent Channels Used for Setup)




Figure 7. Crosstalk, Control Input to Common O/I




Figure 8. Off Channel Leakage




Figure 9. Channel Resistance (RON) Test Circuit

### TYPICAL RESISTANCE CHARACTERISTICS




Figure 10. V<sub>DD</sub> @ 7.5 V, V<sub>EE</sub> @ -7.5 V




Figure 11. V<sub>DD</sub> @ 5.0 V, V<sub>EE</sub> @ -5.0 V




Figure 12.  $V_{DD}$  @ 2.5 V,  $V_{EE}$  @ - 2.5 V




Figure 13. Comparison at 25°C, V<sub>DD</sub> @ - V<sub>EE</sub>

#### **APPLICATIONS INFORMATION**

Figure A illustrates use of the on–chip level converter detailed in Figure 2. The 0–to–5 volt Digital Control signal is used to directly control a 9  $V_{p-p}$  analog signal.

The digital control logic levels are determined by  $V_{DD}$  and  $V_{SS}$ . The  $V_{DD}$  voltage is the logic high voltage; the  $V_{SS}$  voltage is logic low. For the example,  $V_{DD} = +5$  V = logic high at the control inputs;  $V_{SS} = GND = 0$  V = logic low.

The maximum analog signal level is determined by  $V_{DD}$  and  $V_{EE}$ . The  $V_{DD}$  voltage determines the maximum recommended peak above  $V_{SS}$ . The  $V_{EE}$  voltage determines the maximum swing below  $V_{SS}$ . For the example,  $V_{DD} - V_{SS} = 5$  volt maximum swing above  $V_{SS}$ ;  $V_{SS} - V_{EE} = 5$  volt maximum swing below  $V_{SS}$ . The example shows a  $\pm$  4.5 volt signal which allows a 1/2 volt margin at each peak. If voltage

transients above  $V_{DD}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes  $(D_X)$  are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between  $V_{DD}$  and  $V_{EE}$  is 18.0 volts. Most parameters are specified up to 15 volts which is the recommended maximum difference between  $V_{DD}$  and  $V_{EE}$ .

Balanced supplies are not required. However, VSS must be greater than or equal to VEE. For example, VDD = +10 volts, VSS = +5 volts, and VEE = -3 volts is acceptable. See the table below.




Figure A. Application Example





Figure B. External Schottky or Germanium Clipping Diodes

#### POSSIBLE SUPPLY CONNECTIONS

V <sub>DD</sub> In Volts	V <sub>SS</sub> In Volts	V <sub>EE</sub> In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+ 8	0	-8	+ 8/0	$+ 8 \text{ to } - 8 = 16 \text{ V}_{p-p}$
+ 5	0	<b>– 12</b>	+ 5/0	$+ 5 \text{ to} - 12 = 17 \text{ V}_{p-p}$
+ 5	0	0	+ 5/0	$+ 5 \text{ to } 0 = 5 \text{ V}_{p-p}$
+ 5	0	<b>-</b> 5	+ 5/0	$+ 5 \text{ to } - 5 = 10 \text{ V}_{p-p}$
+ 10		<b>-</b> 5	+ 10/ + 5	$+ 10 \text{ to } - 5 = 15 \text{ V}_{p-p}$

#### **OUTLINE DIMENSIONS**

## **L SUFFIX** CERAMIC DIP PACKAGE CASE 620-10



#### NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEAD WHEN
  FORMED PARALLEL.
  DIMENSION F MAY NARROW TO 0.76 (0.030)
  WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIN	IETERS
DIM	MIN MAX		MIN	MAX
Α	0.750	0.785	19.05	19.93
В	0.240	0.295	6.10	7.49
С		0.200		5.08
D	0.015	0.020	0.39	0.50
Е	0.050	BSC	1.27	BSC
F	0.055	0.065	1.40	1.65
G	0.100	BSC	2.54	BSC
Н	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300	BSC	7.62	BSC
М	0°	15°	0 °	15°
N	0.020	0.040	0.51	1.01

#### **P SUFFIX**

PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27	BSC	
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10°	0°	10 °	
S	0.020	0.040	0.51	1.01	

#### **OUTLINE DIMENSIONS**



- DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
U	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
7	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



