8-Bit Addressable Latches

The MC14099B and MC14599B are 8-bit addressable latches. Data is entered in serial form when the appropriate latch is addressed (via address pins A0, A1, A2) and write disable is in the low state. Chip enable must be high for writing into MC14599B. For the MC14599B the data pin is a bidirectional data port and for the MC14099B the input is a unidirectional write only port. The Write/Read line controls this port in the MC14599B.

The data is presented in parallel at the output of the eight latches independently of the state of Write Disable, Write/Read or Chip Enable.

A Master Reset capability is available on both parts.


- · Serial Data Input
- Parallel Output
- Master Reset
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or One Low–Power Schottky TTL Load over the Rated Temperature Range
- MC14099B pin for pin compatible with CD4099B

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	- 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	– 0.5 to V _{DD} + 0.5	V
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C



PIN ASSIGNMENT

PIN	I ASSIGN	ME	NT	Q7 [1 ●	18] V _{DD}
Q7 [1 •	16	D ∨ _{DD}	RESET [2	17] Q6
RESET [2	15] Q6	DATA [3	16] Q5
DATA [3	14] Q5	WRITE DISABLE	4	15] Q4
WRITE DISABLE	4	13] Q4	A0 [5	14] Q3
A0 [5	12] Q3	A1 [6	13] Q2
A1 [6	11] Q2	A2 [7	12] Q1
A2 [7	10] Q1	CE [8	11] Q0
V _{SS} [8	9] Q0	V _{SS} [9	10	$\frac{\text{WRITE}}{\text{READ}}$

MC14099B MC14599B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648



DW SUFFIX SOIC CASE 751G

ORDERING INFORMATION

MC14099BCP Plastic MC14099BCL Ceramic MC14099BDW SOIC

 $T_{\Delta} = -55^{\circ}$ to 125°C for all packages.



L SUFFIX CERAMIC CASE 726



P SUFFIX PLASTIC CASE 707

ORDERING INFORMATION

MC14599BCP Plastic MC14599BCL Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

		V _{DD}	- 5	5°C	25°C		125°C			
Characteristic	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or V_{DD}	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage "0" Level (VO = 4.5 or 0.5 Vdc) (VO = 9.0 or 1.0 Vdc) (VO = 13.5 or 1.5 Vdc)	V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
"1" Level (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	VIH	5.0 10 15	3.5 7.0 11	_ _ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	=	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	ЮН	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	 - - -	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	_ _ _ _	- 1.7 - 0.36 - 0.9 - 2.4	_ _ _ _	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	lOL	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8	_ _ _	0.36 0.9 2.4		mAdc
Input Current	l _{in}	15	_	± 0.1	_	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	_	_	_	_	5.0	7.5	_	_	pF
Input Capacitance MC14599B — Data (pin 3) (Vin = 0)	C _{in}	_	_	_	_	15	22.5	_	_	pF
Quiescent Current (Per Package)	I _{DD}	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	ΙΤ	5.0 10 15			$I_T = (3$.5 μΑ/kHz) f 8.0 μΑ/kHz) f l.5 μΑ/kHz) f	+ IDD			μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.004.

^{**}The formulas given are for the typical characteristics only at 25 $^{\circ}\text{C}.$


[†]To calculate total supply current at loads other than 50 pF:

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ#	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.35 ns/pF) C _L + 32 ns t _{TLH} , t _{THL} = (0.6 ns/pF) C _L + 20 ns t _{TLH} , t _{THL} = (0.4 ns/pF) C _L + 20 ns	tTLH, tTHL	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Propagation Delay Time Data to Output Q	t _{PHL} , t _{PLH}	5.0 10 15	= =	200 75 50	400 150 100	ns
Write Disable to Output Q		5.0 10 15	_ _ _	200 80 60	400 160 120	ns
Reset to Output Q		5.0 10 15	_ _ _	175 80 65	350 160 130	ns
CE to Output Q (MC14599B only)		5.0 10 15	_ _ _	225 100 75	450 200 150	ns
Propagation Delay Time, MC14599B only Chip Enable, Write/Read to Data	tPHL, tPLH	5.0 10 15	_ _ _	200 80 65	400 160 130	ns
Address to Data		5.0 10 15	_ _ _	200 90 75	400 180 150	ns
Pulse Widths Reset	t _W (H)	5.0 10 15	150 75 50	75 40 25	_ _ _	ns
Write Disable		5.0 10 15	320 160 120	160 80 60	_ _ _	ns
Set Up Time Data to Write Disable	^t su	5.0 10 15	100 50 35	50 25 20	_ _ _	ns
Hold Time Write Disable to Data	t _h	5.0 10 15	150 75 50	75 40 25	_ _ _	ns
Set Up Time Address to Write Disable	t _{SU}	5.0 10 15	100 80 40	45 30 10	_ _ _	ns
Removal Time Write Disable to Address	^t rem	5.0 10 15	0 0 0	- 80 - 40 - 40	_ _ _	ns

^{*} The formulas given are for the typical characteristics only at 25°C.
#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14099B FUNCTION DIAGRAM




TRUTH TABLE

Write Disable	Reset	Addressed Latch	Unaddressed Latches
0	0	Data	Q _n *
0	1	Data	Reset [†]
1	0	Q _n *	Q _n *
1	1	Reset	Reset

CAUTION: To avoid unintentional data changes in the latches, Write Disable must be active (high) during transitions on the address inputs A0, A1, and A2.


SWITCHING WAVEFORMS



^{*} Q_n is previous state of latch.

[†]Reset to zero state.

MC14599B FUNCTION DIAGRAM



TRUTH TABLE

Chip Enable	Write/Read	Write Disable	Reset	Addressed Latch	Other Latches	Data Pin
0	Х	Х	0	*	*	Z
1	1	0	0	Data	*	Input
1	1	1	0	*	*	Z
1	0	Х	0	*	*	Q _n
Х	Х	Х	1	0	0	Z/0

X = Don't care.

CAUTION: To avoid unintentional data changes in the latches, Write Disable must be active (high) during transitions on the address inputs A0, A1, and A2.


^{* =} No change in state of latch.

Z = High impedance.


 $Q_n = State of addressed latch.$

MC14599B SWITCHING WAVEFORMS

DATA WRITE




DATA READ



NOTE: 1. Invalid Data Output 2. Reset in LOW State

OUTLINE DIMENSIONS







NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEAD WHEN
 FORMED PARALLEL.
 DIMENSION F MAY NARROW TO 0.76 (0.030)
 WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
C		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100	BSC	2.54 BSC		
Н	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300 BSC		7.62 BSC		
M	0 °	15°	0 °	15°	
N	0.020	0.040	0.51	1.01	





NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

 5. ROUNDED CORNERS OPTIONAL.


	INC	HES	MILLIM	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
7	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
М	0°	10°	0°	10 °	
S	0.020	0.040	0.51	1.01	
	5.5 <u>E</u> 0	0.040	5.01		

OUTLINE DIMENSIONS



- TES:
 DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
 BED SIDE
- PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
М	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	



NOTES:

- OTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION I TO CENTER OF LEAD WHEN FORMED PARALLEL.

 4. DIMENSION F FOR FULL LEADS. HALF LEADS OPTIONAL AT LEAD POSITIONS 1, 9, 10, AND 49. 10. AND 18.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.880	0.910	22.35	23.11	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.021	0.38	0.53	
F	0.055	0.070	1.40	1.78	
G	0.100	BSC	2.54 BSC		
J	0.008	0.012	0.20	0.30	
K	0.125	0.170	3.18	4.32	
L	0.300 BSC		7.62	BSC	
M	0°	15°	0°	15°	
N	0.020	0.040	0.51	1.02	

P SUFFIX PLASTIC DIP PACKAGE CASE 707-02 ISSUE C







NOTES

- POSITIONAL TOLERANCE OF LEADS (D),
 SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM
 MATERIAL CONDITION, IN RELATION TO
 SEATING PLANE AND EACH OTHER.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	22.22	23.24	0.875	0.915	
В	6.10	6.60	0.240	0.260	
С	3.56	4.57	0.140	0.180	
D	0.36	0.56	0.014	0.022	
F	1.27	1.78	0.050	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.02	1.52	0.040	0.060	
J	0.20	0.30	0.008	0.012	
K	2.92	3.43	0.115	0.135	
L	7.62 BSC		0.300 BSC		
М	0 °	15°	0 °	15°	
N	0.51	1.02	0.020	0.040	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marae registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design_NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



