Dual Schmitt Trigger

The MC14583B is a dual Schmitt trigger constructed with complementary P-channel and N-channel MOS devices on a monolithic silicon substrate. Each Schmitt trigger is functionally independent except for a common 3-state input and an internally-connected Exclusive OR output for use in line receiver applications. Trigger levels are adjustable through the positive, negative, and common terminals with the use of external resistors. Applications include the speed-up of a slow waveform edge in interface receivers, level detectors, etc.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Single Supply Operation
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range
- Resistor Adjustable Trigger Levels


MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	- 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
I _{in} , I _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

LOGIC DIAGRAM



MC14583B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648




D SUFFIX SOIC CASE 751B

ORDERING INFORMATION

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBD SOIC

 $T_A = -55^{\circ}$ to 125° C for all packages.



TRUTH TABLE

li	nput	s	Outputs					
Α	В	Dis	A _{out}	A out	Bout	Bout	\oplus	
0	0	0	0	Z	0	Z	0	
0	0	1	0	1	0	1	0	
0	1	0	0	Z	1	Z	1	
0	1	1	0	1	1	0	1	
1	0	0	1	Z	0	Z	1	
1	0	1	1	0	0	1	1	
1	1	0	1	Z	1	Z	0	
1	1	1	1	0	1	0	0	

Z = High impedance at output



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

		V _{DD}	- 55	5°C		25°C		125	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур #	Max	Min	Max	Unit
Output Voltage "0" Level Vin = VDD or 0	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or V_{DD}	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage "0" Level (VO = 4.5 or 0.5 Vdc) (VO = 9.0 or 1.0 Vdc) (VO = 13.5 or 1.5 Vdc)	V _{IL}	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
"1" Level (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	VIH	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	ЮН	5.0 5.0 10 15	- 1.2 - 0.25 - 1.62 - 1.8	1111	- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5	1111	- 0.7 - 0.14 - 0.35 - 1.1		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	l _{OL}	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current	l _{in}	15	_	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}		_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package)	I _{DD}	5.0 10 15		0.25 0.5 1.0	_ _ _	0.0005 0.0010 0.0015	0.25 0.5 1.0	_ _ _	7.5 15 30	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	lτ	5.0 10 15			$I_{T} = (2$.33 μΑ/kHz) † .65 μΑ/kHz) † .98 μΑ/kHz) †	f + I _{DD}			μAdc
Three–State Leakage Current	l _{TL}	15	_	±0.1	_	±0.0001	±0.1	_	±3.0	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: IT is in μ A (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.005.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

PIN ASSIGNMENT 16 🛮 V_{DD} 15 | B_{in} B_{Pos} [] B_{Neg} [14 🗓 ⊕ 13 DIS A_{out} A_{Neg} [12 | B_{out} A_{Pos} [11 🛚 Ā_{out} Acom [10 🛮 B_{out} 9 🛭 A_{in} V_{SS} [

^{**}The formulas given are for the typical characteristics only at 25 $^{\circ}\text{C}.$


[†]To calculate total supply current at loads other than 50 pF:

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Symbol	V _{DD}	Min	Typ #	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) \text{ C}_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) \text{ C}_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) \text{ C}_L + 10 \text{ ns}$	tтLН	5.0 10 15	_ _ _	180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	[†] THL	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Propagation Delay Time $A_{in}, B_{in} \text{ to } A_{out}, B_{out}$ $tp_{LH}, tp_{HL} = (1.7 \text{ ns/pF}) \text{ C}_L + 565 \text{ ns}$ $tp_{LH}, tp_{HL} = (0.66 \text{ ns/pF}) \text{ C}_L + 197 \text{ ns}$ $tp_{LH}, tp_{HL} = (0.5 \text{ ns/pF}) \text{ C}_L + 125 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15	_ _ _	650 230 150	1300 460 300	ns
A_{in} , B_{in} to A_{out} , B_{out} t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) \text{ C}_{L} + 1015 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) \text{ C}_{L} + 347 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) \text{ C}_{L} + 235 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15	_ _ _	1100 380 260	2200 760 520	ns
A_{in} , B_{in} to Exclusive OR t_{PLH} , t_{PHL} = (1.7 ns/pF) C_L + 665 ns t_{PLH} , t_{PHL} = (0.66 ns/pF) C_L + 257 ns t_{PLH} , t_{PHL} = (0.5 ns/pF) C_L + 145 ns	t _{PLH} , t _{PHL}	5.0 10 15	_ _ _	750 280 170	1500 560 340	ns
3–State Enable, Disable Delay Time (see figure 5) t_{on} , t_{off} = (1.7 ns/pF) C_L + 140 ns t_{on} , t_{off} = (0.66 ns/pF) C_L + 57 ns t_{on} , t_{off} = (0.5 ns/pF) C_L + 30 ns	t _{on} , t _{off}	5.0 10 15	_ _ _	225 90 55	450 180 110	ns
Positive Threshold Voltage (R1, R2 = $5.0 \text{ k}\Omega$)	V _{T+}	5.0 10 15	_ _ _	3.30 5.70 8.20	_ _ _	Vdc
Negative Threshold Voltage (R1, R2 = $5.0 \text{ k}\Omega$)	V _T –	5.0 10 15	_ _ _	1.70 4.30 6.80	_ _ _	Vdc
Hysteresis Voltage (R1, R2 = 5.0 kΩ)	VH	5.0 10 15	0.85 0.70 0.70	1.70 1.40 1.40	3.40 2.80 2.80	Vdc
Threshold Voltage Variation, A to B (R1, R2 = $5.0 \text{ k}\Omega$)	ΔVT	5.0 10 15	_ _ _	0.1 0.15 0.20	_ _ _	Vdc

^{*} The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



	Output S Characte		Output Sink Characteristics		
	Test V _{GS} =	= - V _{DD} = V _{out} - V _{DD}	Test { V _C	SS = V _{DD} OS = V _{out}	
Output	Switch Position		Switch Position		
Under Test	SW1 SW2		SW1	SW2	
A _{out} , B _{out}	1	1	2	2	
A _{out} , B _{out}	2	2	1	1	
Exclusive OR	1	2	1	1	

Figure 1. Typical Output Source and Sink Characteristics Test Circuit






Figure 2. Power Dissipation Test Circuit and Waveforms



B — Feedback scheme for hysteresis adjustment:









Figure 3. Typical Threshold Points





NOTE: Dashed lines indicate high output resistance


Figure 4. Switching Time Test Circuit and Waveforms



Test	Switch Position
ton HL	1
ton LH	2
toff HL	2
t _{Off} LH	1

 * Metal film, \pm 1%, 1/4 W or greater

 $C_L = 15$ pF, which includes test circuit capacitance.




 $\mathsf{V}_{OL}{}'$ and $\mathsf{V}_{OH}{}'$ refer to the levels present as a result of the 1 k ohm load resistors.

Figure 5. 3-State Switching Time Test Circuit and Waveforms

OUTLINE DIMENSIONS

L SUFFIX CERAMIC DIP PACKAGE CASE 620-10



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC RODY.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.750	0.785	19.05	19.93
В	0.240	0.295	6.10	7.49
C		0.200		5.08
D	0.015	0.020	0.39	0.50
Е	0.050	BSC	1.27 BSC	
F	0.055	0.065	1.40	1.65
G	0.100	BSC	2.54 BSC	
Н	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300	0.300 BSC		BSC
M	0 °	15°	0 °	15°
N	0.020	0.040	0.51	1.01

P SUFFIX

PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54	BSC	
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10°	0°	10 °	
S	0.020	0.040	0.51	1.01	

OUTLINE DIMENSIONS



- DIMENSIONING AND TOLERANCING PER ANSI
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
Κ	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912: Phoenix. Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



