CD4042BM/CD4042BC Quad Clocked D Latch

General Description

The CD4042BM/CD4042BC quad clocked "D" latch is a monolithic complementary MOS (CMOS) integrated circuit constructed with P- and N-channel enhancement mode transistors. The outputs Q and $\overline{\rm Q}$ either latch or follow the data input depending on the clock level which is programmed by the polarity input. For polarity =0; the information present at the data input is transferred to Q and $\overline{\rm Q}$ during 0 clock level; and for polarity =1, the transfer occurs during the 1 clock level. When a clock transition occurs (positive for polarity =0 and negative for polarity =1), the information present at the input during the clock transition is retained at the outputs until an opposite clock transition occurs.

Features

- Wide supply voltage range
- High noise immunity
- Low power TTL compatibility
- Clock polarity control
- Fully buffered data inputs
- Q and Q outputs

3.0V to 15V 0.45 V_{DD} (typ.) Fan out of 2 driving 74L or 1 driving 74LS

Connection Diagram


Dual-In-Line Package VDD \$\overline{04}\$ \$\overline{04}\$ \$\overline{03}\$ \$\overline{03}\$ \$\overline{03}\$ \$\overline{02}\$ \$\overline{02}\$</td

Truth Table

Clock	Polarity	Q			
0	0	D			
	0	Latch			
1	1	D			
~	1	Latch			

Order Number CD4042B

Logic Diagrams



Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{DD}) -0.5V to +18VInput Voltage (V_{IN}) $-0.5 \mbox{V}$ to $\mbox{V}_{\mbox{DD}} + 0.5 \mbox{V}$ -65° C to $+150^{\circ}$ C

Storage Temperature Range (T_S)

Power Dissipation (PD) 700 mW Dual-In-Line 500 mW Small Outline

Lead Temperature (T_L)

260°C (Soldering, 10 seconds)

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{DD}) Input Voltage (V_{IN})

Operating Temperature Range (T_A) CD4042BM

-55°C to +125°C CD4042BC -40°C to $+85^{\circ}\text{C}$

3V to 15V

0V to $V_{\mbox{\scriptsize DD}}$

DC Electrical Characteristics CD4042BM (Note 2)

Symbol	Parameter	Conditions	−55°C		+ 25°C			+ 125°C		Units
Syllibol			Min	Max	Min	Тур	Max	Min	Max	Jillis
I _{DD}	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		1 2 4		0.02 0.02 0.02	1 2 4		30 60 120	μΑ μΑ μΑ
V _{OL}	Low Level Output Voltage	$\begin{aligned} & I_O < 1 \ \mu A, V_{IH} = V_{DD}, V_{IL} = 0V \\ &V_{DD} = 5V \\ &V_{DD} = 10V \\ &V_{DD} = 15V \end{aligned}$		0.05 0.05 0.05		0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V
V _{OH}	High Level Output Voltage	$\begin{aligned} & I_O < 1 \ \mu A, V_{IH} = V_{DD}, V_{IL} = 0V \\ &V_{DD} = 5V \\ &V_{DD} = 10V \\ &V_{DD} = 15V \end{aligned}$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V V
V _{IL}	Low Level Input Voltage	$\begin{array}{l} I_O < 1~\mu A \\ V_{DD} = 5 V, V_O = 0.5 V \text{ or } 4.5 V \\ V_{DD} = 10 V, V_O = 1 V \text{ or } 9 V \\ V_{DD} = 15 V, V_O = 1.5 V \text{ or } 13.5 V \end{array}$		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	$\begin{array}{l} I_O < 1~\mu A \\ V_{DD} = 5 V, V_O = 0.5 V \text{ or } 4.5 V \\ V_{DD} = 10 V, V_O = 1 V \text{ or } 9 V \\ V_{DD} = 15 V, V_O = 1.5 V \text{ or } 13.5 V \end{array}$	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V V
loL	Low Level Output Current (Note 4)	$\begin{aligned} &V_{IH} = V_{DD}, V_{IL} = 0V \\ &V_{DD} = 5V, V_{O} = 0.4V \\ &V_{DD} = 10V, V_{O} = 0.5V \\ &V_{DD} = 15V, V_{O} = 1.5V \end{aligned}$	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mA mA mA
Гон	High Level Output Current (Note 4)	$V_{IH} = V_{DD}, V_{IL} = 0V$ $V_{DD} = 5V, V_{O} = 4.6V$ $V_{DD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 13.5V$	-0.64 -1.6 -4.2		-0.51 -1.3 -3.4	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA mA mA
I _{IN}	Input Curent	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.1 0.1		-10 ⁻⁵	-0.1 0.1		-1.0 1.0	μA μA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Note 3: Being a latch, the CD4042BM/CD4042BC is not clock rise and fall time sensitive.

Note 4: I_{OH} and I_{OL} are tested one output at a time.

Symbol	Parameter	Conditions	−40°C		+ 25°C			+ 85°C		Units
			Min	Max	Min	Тур	Max	Min	Max	Uillis
I _{DD}	Quiescent Device Current	$V_{DD} = 5V$		4		0.02	4		30	μΑ
		$V_{DD} = 10V$		8		0.02	8		60	μΑ
		$V_{DD} = 15V$		16		0.02	16		120	μΑ
VOL	Low Level Output Voltage	$ I_{O} < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								
		$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V _{OH}	High Level Output Voltage	$ I_{O} < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
VIL	Low Level Input Voltage	I _O < 1 μA								
		$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2.25	1.5		1.5	V
		$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0		6.75	4.0		4.0	V
V_{IH}	High Level Input Voltage	I _O < 1 μA								
		$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		V
		$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		٧
loL	Low Level Output Current	$V_{IH} = V_{DD}, V_{IL} = 0V$								
	(Note 4)	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
		$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	High Level Output Current	$V_{IH} = V_{DD}, V_{IL} = 0V$								
	(Note 4)	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
		$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Curent	$V_{DD} = 15V, V_{IN} = 0V$		-0.3		-10-5	-0.3		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.3		10-5	0.3		1.0	μA

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Note 3: Being a latch, the CD4042BM/CD4042BC is not clock rise and fall time sensitive.

Note 4: I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics*

 $\rm T_A=25^{\circ}\rm C, C_L=50~pF, R_L=200k, Input~t_f=t_f=20~ns, unless otherwise specified$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL} , t _{PLH}	Propagation Delay Time Data In to Q	$V_{DD} = 5V$		175	350	ns
		$V_{DD} = 10V$		75	150	ns
		V _{DD} = 15V		60	120	ns
t _{PHL} , t _{PLH}	Propagation Delay Time Data In to $\overline{\mathbb{Q}}$	$V_{DD} = 5V$		150	300	ns
		$V_{DD} = 10V$		75	150	ns
		$V_{DD} = 15V$		50	100	ns
t _{PHL} , t _{PLH}	Propagation Delay Time Clock to Q	$V_{DD} = 5V$		250	500	ns
		$V_{DD} = 10V$		100	200	ns
		$V_{DD} = 15V$		80	160	ns
t _{PHL} , t _{PLH}	Propagation Delay Time Clock to $\overline{\mathbb{Q}}$	$V_{DD} = 5V$		250	500	ns
		$V_{DD} = 10V$		115	230	ns
		$V_{DD} = 15V$		90	180	ns
t _H	Minimum Hold Time	$V_{DD} = 5V$		60	120	ns
		$V_{DD} = 10V$		30	60	ns
		$V_{DD} = 15V$		25	50	ns
t _{SU}	Minimum Setup Time	$V_{DD} = 5V$		0	50	ns
		$V_{DD} = 10V$		0	30	ns
		$V_{DD} = 15V$		0	25	ns
t_{W}	Minimum Clock Pulse Width	$V_{DD} = 5V$		100	200	ns
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		30	60	ns
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$		125	250	ns
		$V_{DD} = 10V$		60	125	ns
		$V_{DD} = 15V$		50	100	ns
C _{IN}	Input Capacitance	Any Input		5.0	7.5	pF


 $^{^{\}ast}\text{AC}$ Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.


Note 3: Being a latch, the CD4042BM/CD4042BC is not clock rise and fall time sensitive.

Note 4: $I_{\mbox{\scriptsize OH}}$ and $I_{\mbox{\scriptsize OL}}$ are tested one output at a time.




TL/F/5966-5

Physical Dimensions inches (millimeters)



Ceramic Dual-In-Line Package (J) Order Number CD4042BMJ or CD4042BCJ NS Package Number J16A



Molded Dual-In-Line Package (N) Order Number CD4042BMN or CD4042BCN NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408