



### SG1525A/SG2525A/SG3525A SG1527A/SG2527A/SG3527A

### REGULATING PULSE WIDTH MODULATOR

#### **DESCRIPTION**

The SG1525A/1527A series of pulse width modulator integrated circuits are designed to offer improved performance and lower external parts count when used to implement all types of switching power supplies. The on-chip +5.1 volt reference is trimmed to ±1% initial accuracy and the input common-mode range of the error amplifier includes the reference voltage, eliminating external potentiometers and divider resistors. A Sync input to the oscillator allows multiple units to be slaved together, or a single unit to be synchronized to an external system clock. A single resistor between the C<sub>x</sub> pin and the Discharge pin provides a wide range of deadtime adjustment. These devices also feature built-in soft-start circuitry with only a timing capacitor required externally. A Shutdown pin controls both the soft-start circuitry and the output stages, providing instantaneous turn-off with soft-start recycle for slow turn-on. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for input voltages less than that required for normal operation. Another unique feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200mA. The SG1525A output stage features NOR logic, giving a LOW output for an OFF state. The SG1527A utilizes OR logic which results in a HIGH output level when OFF.


#### **FEATURES**

- 8V to 35V operation
- 5.1V reference trimmed to ±1%
- 100Hz to 500KHz oscillator range
- Separate oscillator sync terminal
- Adjustable deadtime control
- Internal soft-start
- Input undervoltage lockout
- Latching P.W.M. to prevent multiple pulses
- Dual source/sink output drivers

# HIGH RELIABILITY FEATURES - SG1525A, SG1527A

- ◆ Available to MIL-STD-883B
   ◆ MIL-M38510/12602BEA JAN1525AJ
- ♦ MIL-M38510/12604BEA JAN1527AJ
- ♦ Radiation data available
- ♦ LMI level "S" processing available

#### **BLOCK DIAGRAM**





ABSOLUTE MAXIMUM RATINGS (Note 1)	
Supply Voltage (+V <sub>IN</sub> )	40V
Collector Supply Voltage (V <sub>c</sub> )	
Logic Inputs0.3V to	
Analog Inputs0.3V	to V <sub>IN</sub>
Output Current, Source or Sink 50	00mÄ
Reference Load Current	50mA
Note 1. Values beyond which damage may occur.	

Oscillator Charging Current	5mA
Operating Junction Temperature Range	
Hermetic (J, L Packages)	150°C
	150°C
Storage Temperature Range65°C to	150°C
Lead Temperature (Soldering, 10 seconds)	300°C

### THERMAL DATA

.I	Package	٠.

Thermal Resistance-Junction to Case, $\theta_{\text{JC}}$	C/W
Thermal Resistance-Junction to Ambient, $\theta_{\text{JA}}$	
DW Package:	
Thermal Resistance-Junction to Case, $\theta_{JC}$	C/W
Thermal Resistance-Junction to Ambient, $\theta_{\text{JA}}$	C/W
L Package:	
Thermal Resistance-Junction to Case, $\theta_{JC}$	C/W
Thermal Resistance-Junction to Ambient, $\theta_{\text{JA}}$	
N Package:	
Thermal Resistance-Junction to Case, $\theta_{10}$	C/W
Thermal Resistance-Junction to Ambient, $\theta_{\text{JA}}$	C/W

Note A. Junction Temperature Calculation:  $T_J = T_A + (P_D \times \theta_{JA})$ .

Note B. The above numbers for  $\theta_{\text{JC}}$  are maximums for the limiting thermal resistance of the package in a standard mounting configuration. The  $\theta_{\text{JA}}$  numbers are meant to be guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

#### **RECOMMENDED OPERATING CONDITIONS (Note 2)**

Input Voltage (+V <sub>IN</sub> )	8V to 35V
Collector Voltage (V <sub>c</sub> )	4.5V to 35V
Sink/Source Load Current (steady state)	0 to 100mA
Sink/Source Load Current (peak)	0 to 400mA
Reference Load Current	0 to 20mA
Oscillator Frequency Range 100H	z to 350KHz
Oscillator Timing Resistor (R <sub>T</sub> ) 2h	$\Omega$ to 150 $\Omega$

Deadtime Resistor Range ( $R_D$ )
Maximum Shutdown Source Impedance $5K\Omega$
Oscillator Timing Capacitor ( $C_{\tau}$ ) 0.001 $\mu$ F to 0.1 $\mu$ F
Operating Ambient Temperature Range
SG1525A/SG1527A55°C to 125°C
SG2525A/SG2527A25°C to 85°C
SG3525A/SG3527A

# Note 2: Range over which the device is functional. ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG1525A/SG1527A with -55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C, SG2525A/SG2527A with -25°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, SG3525A/SG3527A with 0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C, and +V<sub>IN</sub> = 20V. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter		SG1525A/2525A SG1527A/2527A						Units
			Тур.	Max.	Min.	Тур.	Max.	
Reference Section								
Output Voltage	T <sub>1</sub> = 25°C	5.05	5.10	5.15	5.00	5.10	5.20	V
Line Regulation	$V_{IN} = 8V \text{ to } 35V$		10	30		10	30	mV
Load Regulation	I <sub>1</sub> = 0 to 20mA		20	50		20	50	mV
Temperature Stability (Note 3)	Över Operating Temperature Range		20	50		20	50	mV
Total Output Voltage Range (Note 3)	Over Line, Load and Temperature	5.00		5.20	4.95		5.25	V
Short Circuit Current	$V_{REF} = 0V$ , $T_J = 25^{\circ}C$		80	100		80	100	mA
Output Noise Voltage (Note 3)	$10\text{Hz} \le \text{f} \le 10\text{KHz}, T_{J} = 25^{\circ}\text{C}$		40	200		40	200	μVrms
Long Term Stability (Note 3)	$T_J = 125^{\circ}C$		20	50		20	50	mV/khr

Note 3. These parameters, although guaranteed over the recommended operating conditions, are not 100% tested in production.

Note 4.  $F_{OSC} = 40KHz$  ( $R_T = 3.6K\Omega$ ,  $C_T = 0.01\mu F$ ,  $R_D = 0\Omega$ )

Note 5. Applies to SG1525A/2525A/3525A only, due to polarity of output pulses.



#### **ELECTRICAL CHARACTERISTICS** (continued)

Parameter			SG1525A/2525A SG1527A/2527A			SG3525A SG3527A		
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Oscillator Section (Note 4)								
Initial Accuracy	$T_J = 25^{\circ}C$	37.6	40	42.4	37.6	40	42.4	KHz
Voltage Stability	$V_{IN} = 8V \text{ to } 35V$		±0.3	±1		±1	±2	%
Temperature Stability (Note 3)	$MIN \leq T_{J} \leq MAX$		±3	±6		±3	±6	%
Minimum Frequency (Note 3)	$R_{T} = 150 K\Omega, C_{T} = 0.1 \mu F$			150			150	Hz
Maximum Frequency (Note 3)	$R_{\tau} = 2K\Omega, C_{\tau} = 1nF$	350			350			KHz
Current Mirror	$I_{RT} = 2mA$	1.7	2.0	2.2	1.7	2.0	2.2	mA
Clock Amplitude		3.0	3.5		3.0	3.5		V
Clock Width	$T_J = 25^{\circ}C$	0.3	0.5	1.0	0.3	0.5	1.0	μs
Sync Threshold		1.2	2.0	2.8	1.2	2.0	2.8	V
Sync Input Current	Sync Voltage = 3.5V		1.0	2.5		1.0	2.5	mA
Error Amplifier Section (V <sub>CM</sub> = 5.1\	<b>(</b> )	•						
Input Offset Voltage			0.5	5		2	10	mV
Input Bias Current			1	10		1	10	μΑ
Input Offset Current				1			1	μΑ
DC Open Loop Gain	R <sub>1</sub> ≥10MΩ, T <sub>1</sub> = 25°C	60	75		60	75		dB
Gain-Bandwidth Product (Note 3)	$A_V = 0$ dB, $T_L = 25$ °C	1	2		1	2		MHz
Output Low Level	y y		0.2	0.5		0.2	0.5	V
Output High Level		3.8	5.6		3.8	5.6		V
Common Mode Rejection	V <sub>CM</sub> = 1.5V to 5.2V	60	75		60	75		dB
Supply Voltage Rejection	$V_{IN}^{CIVI} = 8V \text{ to } 35V$	50	60		50	60		dB
P.W.M. Comparator Section	I IIV					ı		
Minimum Duty Cycle	$V_{COMP} = 0.6V$			0			0	%
Maximum Duty Cycle	$V_{COMP} = 3.6V$	45	49		45	49		%
Input Threshold (Note 4)	Zero Duty Cycle	0.6	0.9		0.6	0.9		V
	Maximum Duty Cycle		3.3	3.6		3.3	3.6	V
Input Bias Current			.05	2.0		.05	2.0	μΑ
Soft-Start Section								P
Soft Start Current	V <sub>SHUTDOWN</sub> = 0V	25	50	80	25	50	80	μА
Soft Start Current Soft Start Voltage		25	0.4	0.6	23	0.4	0.6	V
Shutdown Input Current	$V_{SHUTDOWN} = 2V$		0.4	1.0		0.4	1.0	mA
Output Drivers Section (each trans	$V_{SHUTDOWN} = 2.5V$		0.4	1.0		0.4	1.0	ША
		140	40		40	40		\ \/
Output High Level	I <sub>SOURCE</sub> = 20mA	18	19		18	19		V
Output Lavelaval	I <sub>SOURCE</sub> = 100mA	17	18	0.4	17	18	0.4	V
Output Low Level	I <sub>SINK</sub> = 20mA		0.2	0.4		0.2	0.4	V
Lindon oltono i polici it	I <sub>SINK</sub> = 100mA		1.0	2.2	_	1.0	2.2	
Undervoltage Lockout	V <sub>COMP</sub> and V <sub>SS</sub> = High	6	7	8	6	7	8	V
Collector Leakage (Note 5)	$V_c = 35V$		100	200		100	200	μA
Rise Time	$C_{L} = 1nF, T_{J} = 25^{\circ}C$		100	600		100	600	ns
Fall Time	$C_L = 1nF, T_J = 25^{\circ}C$		50	300		50	300	ns
Shutdown Delay (Note 3)	$V_{SD} = 3V, C_{S} = 0, T_{J} = 25^{\circ}C$		0.2	0.5		0.2	0.5	μs
Total Standby Current	1,, 2,,,							
Standby Current	$V_{IN} = 35V$		14	20		14	20	mA



#### **OSCILLATOR SECTION**




FIGURE 1 - OSCILLATOR SCHEMATIC




FIGURE 2 - OSCILLATOR CHARGE TIME VS.  $\rm R_{\scriptscriptstyle T}$  AND  $\rm C_{\scriptscriptstyle T}$ 




FIGURE 3 - OSCILLATOR DISCHARGE TIME VS.  $\rm R_{_{D}}$  AND  $\rm C_{_{T}}$ 

#### **ERROR AMPLIFIER SECTION**




FIGURE 4 - ERROR AMPLIFIER




FIGURE 5 - ERROR AMPLIFIER OPEN-LOOP FREQUENCY RESPONSE



#### **OUTPUT SECTION**




FIGURE 6 -OUTPUT CIRCUIT (1/2 Circuit Shown)






FIGURE 7 - OUTPUT SATURATION CHARACTERISTICS


#### **APPLICATION INFORMATION**




For single-ended supplies, the driver outputs are grounded. The  $\rm V_{\rm C}$  terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.



In conventional push-pull bipolar designs, forward base drive is controlled by  $\rm R_1$  -  $\rm R_3$  . Rapid turn-off times for the power devices are achieved with speed-up capacitors  $\rm C_1$  and  $\rm C_2$  .



The low source impedance of the output drivers provides rapid charging of power FET input capacitance while minimizing external components.



Low power transformers can be driven directly by the SG1525A. Automatic reset occurs during deadtime, when both ends of the primary winding are switched to ground.




#### **APPLICATION INFORMATION (continued)**

#### **SHUTDOWN OPTIONS**

- Use an external transistor or open-collector comparator to pull down on the Comp terminal. This will set the PWM latch turning off both outputs. If the shutdown signal is momentary, pulseby-pulse protection can be accomplished as the PWM latch will be reset with each clock pulse.
- The same results can be accomplished by pulling down on the Soft-Start terminal with the difference that on this pin, shutdown will not affect the amplifier compensation network but must discharge any Soft-Start capacitor.
- 3. Apply a positive-going signal to the Shutdown terminal. This will provide most rapid shutdown of the outputs but will not immediately set the PWM latch if there is a Soft-Start capacitor. This capacitor will discharge but with a current of approximately twice the charging current.
- 4. The shutdown terminal can be used to set the PWM latch on a pulse-by-pulse basis if there is no external capacitance on Soft-Start terminal. Slow turn-on may still be accomplished by applying an external capacitor, blocking diode, and charging resistor to the comp terminal. (See SG1524 Application Note).

#### SG1525A/1527A LAB TEST FIXTURE





#### CONNECTION DIAGRAMS & ORDERING INFORMATION (See Notes Below)

Package	Part No. Ambient Temperature Ra	nge Connection Diagram
16-PIN CERAMIC DIP J - PACKAGE	SG1525AJ/883B -55°C to 125°C t	O INV. INPUT
16-PIN PLASTIC DIP N - PACKAGE	SG2525AN       -25°C to 85°C         SG3525AN       0°C to 70°C         SG2527AN       -25°C to 85°C         SG3527AN       0°C to 70°C	
16-PIN WIDE BODY PLASTIC S.O.I.C. DW - PACKAGE	SG2525ADW -25°C to 85°C SG3525ADW 0°C to 70°C SG2527ADW -25°C to 85°C SG3527ADW 0°C to 70°C	INV. INPUT
20-PIN CERAMIC LEADLESS CHIP CARRIER L- PACKAGE	SG1525AL/883B -55°C to 125°C SG1525AL -55°C to 125°C SG1527AL/883B -55°C to 125°C SG1527AL -55°C to 125°C	2. INV. INPUT 4 12. COMP. 3. N.I. INPUT 4 13. N.I. INPUT 4 14. OLUTPUT A

Note 1. Contact factory for JAN and DESC product availablity.

2. All packages are viewed from the top.



超过3,000,000种电子元器件资料免费查询

www. datasheet5. com