


# Programmable Electronics using FPGAs

# Course Outline

- What is the next 10 weeks about?
- What does it mean to design a chip?
- FPGA platform
- Hands-on experience on training boards



# This week

- Concurrency, Moore's Law, et al
- What is an FPGA?
- Our language and tool: VHDL and Quartus-II
- Example: compiling to hardware
- Lab work: build your own chip
- Housekeeping
- Assessment

# Firstly: what is concurrency?

➤ **Question:** What do you think “concurrency” means?



# Firstly: what is concurrency?

## ➤ Answer:

concurrent (adj.) 1. running together, going on side by side, occurring together. 2. cooperating, agreeing.

Because hardware is an ideal platform for supporting concurrency, in this course we will study concurrency (and programming patterns for concurrency) in some detail.


# The aim of Programmable Electronics

- Know what reconfigurable hardware is, and it's relation to software and hardware systems;
- Appreciate (theoretical) issues in building and reasoning about practical, concurrent, communicating systems and the benefits that concurrency offers;
- Be able to develop and program inherently concurrent applications;
- Demonstrate competence with VHDL and Quartus-II;
- Apply these principles to the design, analysis and implementation of FPGA circuits.

# What about the tools?

- An FPGA is a Field Programmable Gate Array – it is the hardware that we will use on this course;
- VHDL is a hardware language for FPGA design;
- Quartus-II is the tool will use to simulate (develop) the design and implement the logic on FPGA hardware.

# Moore's law



**Microprocessor transistor counts double every 2 years**



# Integrated circuits (ICs)

- Today digital IC technology is used in:
- Microprocessors
  - Memory chips
  - Application Specific Integrated Circuits (ASICs)
  - Programmable Logic Devices (CPLD/FPGA)

# What is an FPGA?

- Field Programmable Gate Array (FPGA)
  - Semiconductor device containing programmable logic blocks with programmable interconnects.
  - These features allow us to implement digital logic consisting of millions of logic gates.
  - It is a fully reconfigurable device – sometimes called “reconfigurable hardware”.
  - Advantages include quick time to market, simple upgrades, lower unit production, and blurring software/hardware distinctions.
  - Disadvantages include high power consumption, slower clock rates and expensive for low production systems.


## ➤ Where are FPGAs used?

- Traditional ASIC domains, such as:
  - Digital signal processing, Vision, Cryptography (especially real-time) and Solid state devices.
  
- Now starting to encroach on traditional software domain – Hardware/Software Co-Design

# FPGA – Generic architecture

## ➤ Overview


- An FPGA consists of three programmable blocks;
  - Logic blocks
  - Input/Output (IO) blocks
  - Routing blocks
- By using specific languages and tools we can program these blocks!



# FPGA – Basic logic block

## ➤ How does “reconfigurable” work?

- The basic logic block contains a Lookup Table (LUT) and a Flip-Flop (FF);




- For combinatorial logic a lookup table is programmed with a logical function;
- The flip-flop serves as a latch;
- Modern FPGAs also have other resources such as dedicated memory, processor cores and arithmetic blocks.

# An example – Combinatorial logic on FPGA

## ➤ Configuring a LUT:


- $N$ -LUT consists of  $2^N$  SRAM cells which connect with a  $2^N:1$  Multiplexer (MUX).



Truth Table

| A | B | C | Y |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

Lookup Table (LUT)



# What is VHDL?

- FPGA programming language - VHDL
  - Very High Speed Integrated Circuit Hardware Description Language;
  - It is not a procedural language such as C, BASIC and Assembly etc.
  - VHDL supports concurrency;
  - VHDL is a strongly typed language where most of its syntax is driven from Ada;
  - VHDL-2008 is the latest version (available as IEEE standard 1076-2008, supported by most commercial tools).


# Altera DE0 Development Board

- We use this kit for experiments in LAB.
- Features include flash memory, SDRAM, SD memory card slot, mouse/keyboard port, VGA port and 7-segment displays. We will concentrate on programming the FPGA.






# FPGA design flow using VHDL



# Using Quartus-II: the basics


- Quartus-II is a Integrated Software Environment for Altera FPGAs;
- Used for creating design files, simulation, synthesis, implementation and configuration;
- Basic design flow:
  - **Design entry** – HDL or Schematics
  - **Synthesis** – Convert design into netlist
  - **Implementation** – Translate, Map and Place & Routing for specific FPGA
  - **Configuration** – Program FPGA



# FPGA Design example: Shift Register

1. Draw the circuit (block) diagram of shift register on paper including the inputs and outputs;
2. Develop RTL (Register Transfer Level) design in VHDL and create a test bench;
3. Check the functional simulation using the test bench;
4.
  - I. Synthesize to create gate netlist;
  - II. Implement the gate netlist for a specific FPGA fabric;
  - III. Generate programming file.
5. Download this file into the FPGA and watch it work!

# Step-1: Draw the circuit diagram



# Step-2: Design and testing in VHDL

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4
5  --// This is the TOP VHDL file which implements a 4-bit Universal Shift Register
6  entity UniShiftReg is
7  port (
8      Reset : in std_logic; -- One bit input port
9      Clock : in std_logic; -- One bit input port
10     SIL : in std_logic; -- One bit input port
11     SIR : in std_logic; -- One bit input port
12     Sel : in std_logic_vector(1 downto 0); -- Two bit input port
13     Din : in std_logic_vector(3 downto 0); -- 4-bits data input port
14     Dout : out std_logic_vector(3 downto 0); -- 4-bits data output port
15 end UniShiftReg;
16 --// End of entity
17
18 --// This is an architecture of 4-bits universal shift register
19 architecture RTL of UniShiftReg is
20     signal unishftreg4 : unsigned(3 downto 0); -- Integer
21 begin
22     -- Main process block which implement the universal shift register
23     process(Reset, Clock)
24     begin
25         if Reset = '0' then
26             unishftreg4 <= (others => '0');
27         elsif rising_edge(Clock) then
28             if Sel = "11" then
29                 unishftreg4 <= unsigned(Din);
30             elsif Sel = "01" then

```

```


1  library ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.std_logic_unsigned.all;
4  USE ieee.numeric_std.ALL;
5
6  --// This is the TOP VHDL Test Bench file for testing a 4-bit Universal Shift Register
7  entity UniShiftReg_TB IS
8  end UniShiftReg_TB;
9
10 -- Architecture block of an entity where the main testing part is designed
11 architecture TB of UniShiftReg_TB is
12
13     -- Component Declaration of 4-bit Universal Shift Register --
14     Component UniShiftReg
15     port (
16         Reset : in std_logic;
17         Clock : in std_logic;
18         SIL : in std_logic;
19         SIR : in std_logic;
20         Sel : in std_logic_vector(1 downto 0);
21         Din : in std_logic_vector(3 downto 0);
22         Dout : out std_logic_vector(3 downto 0);
23     );
24 end Component;
25
26 -- Initialize input signals --
27 signal Clock : std_logic := '0';
28 signal Reset : std_logic := '0';
29 signal SIR : std_logic := '0';
30 signal SIL : std_logic := '0';
31 signal Sel : std_logic_vector(1 downto 0) := (others=>'0');

```


Design Summary (running)
UniShiftReg.vhd

Design Summary (Programming File Generated)
UniShiftReg.vhd
UniShiftReg\_TBench.vhd\*

# Step-3: Functional Simulation



# Step-4: VHDL Design Mapping on FPGA



**Implementation**

**Generate Programming file**

Quartus II 64-Bit EDA Helix Writer  
Project: Universal Shift Register Design in VHDL  
File: Uni\_Shift\_Reg.vhd  
Authors: Alistair A. McEwan and Irfan Mir  
Company: University of Leicester  
Date: 05 February 2013

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_unsigned.all;
4
5 --// This is the TOP VHDL file which implements a 4-bit Universal Shift Register
6
7 entity Uni_Shift_Reg is
8   port (
9     Reset : in std_logic -- Reset signal
10    Clock : in std_logic -- Clock input signal
11    SII : in std_logic -- Serial input left shift
12    SIR : in std_logic -- Serial input right shift
13    Load : in std_logic -- Load input data
14    Din : in std_logic_vector(3 downto 0) -- 4-bit data input port
15    Dout : out std_logic_vector(3 downto 0) -- 4-bit data output port
16  );
17 end entity Uni_Shift_Reg;
18
19 --// End of entity
20
21 architecture arch of Uni_Shift_Reg is
22   signal unshifted_data : std_logic_vector(3 downto 0); -- Internal signal declaration
23
24   --// This is an example of a 4-bit universal shift register
25   component Shift_Register is
26     port (
27       Clock : in std_logic -- Clock input signal
28       SII : in std_logic -- Serial input left shift
29       SIR : in std_logic -- Serial input right shift
30       Load : in std_logic -- Load input data
31       Din : in std_logic_vector(3 downto 0) -- 4-bit data input port
32       Dout : out std_logic_vector(3 downto 0) -- 4-bit data output port
33     );
34   end component Shift_Register;
35
36   unshifted_data <= Din;
37   Shift_Register(Clock, SII, SIR, Load, unshifted_data, Dout);
38 end architecture arch;
  
```

Task Completion


| Task                                  | Time     |
|---------------------------------------|----------|
| Complete Design                       | 00:00:49 |
| Analysis & Synthesis                  | 00:00:09 |
| Filter (Place & Route)                | 00:00:24 |
| Assembler (Generate programming file) | 00:00:06 |
| TimeQuest Timing Analysis             | 00:00:07 |
| EDA Helix Writer                      | 00:00:03 |
| Program Device (Open Programmer)      |          |

Message

332102 Design is not fully constrained for setup requirements  
332102 Design is not fully constrained for hold requirements  
Quartus II 64-Bit TimeQuest Timing Analysis was successful. 0 errors, 5 warnings  
Running Quartus II 64-Bit EDA Helix Writer  
Command: quartus\_sdc --read\_settings\_files=off --write\_settings\_files=off Uni\_Shift\_Reg -c Uni\_Shift\_Reg  
204019 Generated file Uni\_Shift\_Reg 6 1200m 85c slow.vho in folder "F:\My Hard Drive\EG3204 VHDL Course\LAB 1\simulation\modelsim\"




# Step-5: Configure Target Device



➤ Run the Program Device (Open Programmer)

➤ Add bit file (\*.sof) from the **output\_files** directory and then click on **start** to program the FPGA.



Program



# Lab work: build and configure a design

- In next week's lab class, you will load, and compile a given test application using Quartus-II, and load the application onto the test board.
  - The aim is to gain familiarity with using the toolkit, and loading configurations onto the FPGA board.
  - You should normally attempt the lab work individually!
  - Attendance at labs is compulsory!
  - Attendance at lectures is compulsory!
- **If you fail to attend, you will struggle to pass the course!**

# Housekeeping

- You must attend the same lab session every week).
- Boards are normally made available for each person depending on numbers.
- Lecture notes and lab exercise sheets shall be posted on blackboard weekly. Look for the module space (EG3204) on blackboard!

# Assessment

- There will be two assessed lab exercises later in the module.