

EG3205 Programming Microelectronic and Multi-Core Systems

Part II. Multiprocessor and Multicore Systems

Prof. Tanya Vladimirova


MEng MSc PhD CEng FIET SMIEEE MACM FHEA Email: tv29@le.ac.uk

Outline

- Lab 4 Exercise: Shared Clock Scheduling over CAN SPI
 - >MCP MCP2515 CAN Controller IC: overview
 - >SPI CAN driver: details
 - ➤ Shared-Clock TTC Scheduler: implementation
- Assignment 2 brief

Lab 4 Exercise Dual-Processor System Design Using CAN and TTC-SC Scheduler

Lab 4 Setup: Flexible implementation platform



Lab 4 Exercise

Shared Clock Scheduling over CAN SPI:

- Master and slave software applications:
 - app_master.zip
 - app_slave.zip
- An SPI CAN driver communicating with the MCP2515 CAN Controller:
 - SPICAN_Driver.zip

Quartus II Reference Materials:

- Introduction to the Altera Qsys Tool
- Nios II Hardware Development Tutorial
- Embedded Design Handbook

Quartus II Reference Materials:


- DE0 board user manual
- CAN-SPI board manual

Scheduler Reference Materials:

M Pont PTTES book

CAN / SPI Reference materials:

- SPI Spec
- Introduction to CAN
- MCP2515 CAN Controller IC



Controller Area Network (CAN):


MCP2515 CAN Controller

MCP2515 CAN Controller

- Microchip Technology's MCP2515 is a stand-alone Controller Area Network (CAN) controller that implements
 - ➤ the CAN specification, ver. 2.0B.
- Package Type:

≥18-lead PDIP/SOIC

PDIP - Plastic Dual In-Line Package SOIC - Small Outline Integrated Circuit




MCP2515 Datasheet

A simple block diagram of the MCP2515

Consists of three main blocks:

- 1. The CAN module, which includes the CAN protocol engine, masks, filters, transmit and receive buffers.
- 2. The control logic and registers that are used to configure the device and its operation.
- 3. The SPI protocol block.



MCP2515 Pinout

Name	PDIP/SOIC Pin #	TSSOP Pin #	I/O/P Type	Description	Alternate Pin Function
TXCAN	1	1	0	Transmit output pin to CAN bus	_
RXCAN	2	2	I	Receive input pin from CAN bus	_
CLKOUT	3	3	0	Clock output pin with programmable prescaler	Start-of-Frame signal
TX0RTS	4	4	I	Transmit buffer TXB0 request-to-send. 100 kΩ internal pull-up to VDD	General purpose digital input. 100 $k\Omega$ internal pull-up to VDD
TX1RTS	5	5	I	Transmit buffer TXB1 request-to-send. 100 $k\Omega$ internal pull-up to VDD	General purpose digital input. 100 kΩ internal pull-up to VDD
TX2RTS	6	7	I	Transmit buffer TXB2 request-to-send. 100 $k\Omega$ internal pull-up to VDD	General purpose digital input. 100 $k\Omega$ internal pull-up to VDD
OSC2	7	8	0	Oscillator output	_
OSC1	8	9	I	Oscillator input	External clock input
Vss	9	10	Р	Ground reference for logic and I/O pins	_
RX1BF	10	11	0	Receive buffer RXB1 interrupt pin or general purpose digital output	General purpose digital output
RX0BF	11	12	0	Receive buffer RXB0 interrupt pin or general purpose digital output	General purpose digital output
ĪNT	12	13	0	Interrupt output pin	
SCK	13	14	- 1	Clock input pin for SPI interface	
SI	14	16	I	Data input pin for SPI interface	
so	15	17	0	Data output pin for SPI interface	_
CS	16	18	I	Chip select input pin for SPI interface	_
RESET	17	19	I	Active low device reset input	_
VDD	18	20	Р	Positive supply for logic and I/O pins	_
NC	_	6,15	_	No internal connection	

Note: Type Identification: I = Input; O = Output; P = Power

- Why using it?
 - To communicate with a CAN controller (in your case with the controller of the SPI-CAN module) via SPI
- How does it work?
 - ➤In the datasheet of the MCP2515 CAN Controller, there is a list of CAN-SPI instructions (**RESET**, **READ**, **WRITE**, etc.) along with their description (see from page 63 onwards)

The SPI CAN driver implements the functionality for using the CAN-SPI operations via respective C functions:

- MCP2515_Init(): Initialises the CAN device via SPI
- MCP2515_Reset(): Resets the CAN device using the RESET instruction
- MCP2515_Read_Register(Register_address): Reads from a register address using the READ instruction
- MCP2515_Write_Register(Register_address, Register_ contents): Writes to a register address some data using the WRITE instruction

The MCP2515 has 2 Receive buffers.

• How to use the MCP2515_Read_Register() to read the CANINTF register*?

```
►MCP2515_Read_Register(CANINTF)
```

• How to use the MCP2515_Read_Register() to read a specific byte from a specific Receive buffer?

```
➤MCP2515_Read_Register(RXBnDm(n,m))
```

- >RXBnDm(n,m): Receive buffer N data byte M
- Read byte 0 of Receive buffer 1

```
>MCP2515_Read_Register(RXBnDm(RXBnDm1,RXBnDm0))
```

^{*}When a message is moved into either of the receive buffers, the appropriate CANINTF.RXnIF bit is set.

The MCP2515 has 3 Transmit buffers.

• How to use the MCP2515_Write_Register() to write to a specific byte of a specific Transmit buffer?

```
MCP2515_Write_Register(TXBnDm(n,m),
Register_contents)
```


- ➤TXBnDm(n,m): MCP2515 Transmit buffer N data byte M
- Write the variable SLAVE_ID to byte 5 of Transmit buffer 0

```
>MCP2515_Write_Register(TXBnDm0,TXBnDm5), Slave_ID)
```


Shared Clock TTC Scheduler

Implementation

Synchronisation - Shared-Clock protocol




Shared-Clock CAN (TTC-SC in Lab 4)




Communication between the Master and Slave nodes in a CAN-based S-C network

- This involves the transmission of the tick messages, triggered by the timer ticks in the Master.
- The receipt of the regular messages by the Slave is the source of the interrupt used to drive the scheduler in this node:
 - > the Slave does not have a separate timer-based interrupt.
- By default, there is a slight delay between the tick generation on the Master and Slave nodes in some networks.
 - ➤ This delay is short (a fraction of a millisecond in most cases); equally important, it is predictable and fixed.




Tick Message Structure

- Each Slave on the network is given a unique ID (0x01 to 0xFF).
- Each Tick message is between one and eight bytes long; all the bytes are sent in a single tick interval.
- In all messages, the first byte is the ID of the Slave to which the message is addressed; the remaining bytes (if any) are the message data.




All Slaves generate interrupt in response to <u>every</u> Tick message.



Data Transfer (Slave to Master)

 With Acknowledgement messages interleaved with Tick messages, the Shared-Clock Architecture now behaves in a TDMA fashion.



Shared Clock Scheduling over CAN:

Lab 4 Implementation

SC-CAN: A simple implementation of SC scheduling

- A master node is connected to slave nodes through a CAN bus (one master-multiple slaves schema)
- All nodes run a TTC scheduler
- Master node
 - > The master node runs a TTC scheduler
 - >The master node is responsible for triggering the slave node at the tick rate
 - ➤ The scheduler of the master node is triggered by a timer peripheral (timer interrupt)
- A slave node
 - > A slave node runs a TTC scheduler
 - ➤ A slave node is triggered by the master node via the CAN bus (CAN interrupt)

SC-CAN scheduler: Master node

- Operation of the Master node
 - ➤ Initialise the scheduler
 - >Start the scheduler
 - Start the slave (Implementation of the Handshake protocol)
 - Start the timer
 - ➤ Upon the arrival of a tick interrupt
 - Process the previous Acknowledgment message
 - Send a 'tick' message to all connected slaves (as a CAN DATA message)
- You can implement the Master node part of your SC-CAN scheduler using six functions


SC-CAN scheduler: Slave node

- Operation of the Master node
 - ➤ Initialise the scheduler
 - Set the scheduler to be triggered by a CAN interrupt
 - >Start the scheduler
 - Implementation of the Handshake protocol
 - ➤ Upon the arrival of a CAN interrupt
 - Process the 'tick' message
 - If the 'tick' message was addressed to this slave copy its data and send an 'Acknowledge' message to the master
- You can implement the Slave node part of your SC-CAN scheduler using five functions

Shared Clock Scheduling over CAN:

Lab 4 Software Implementation

Communication and data sequence




Master Node						
	Function Name	Descriptio n				
	Void SCH_Init_T0(void)	This function is used to				
		initialize timer 0 and CAN-				
		SPI.				
	Void SCH_Start(void)	This function will try to				
		establish connection with				
		the slave on startup.				
	Void SCH_Update(void *	This function will be				
	context)	executed in the master on				
		timer interrupt. It will				
		send a tick message,				
		process ACK message and				
		check whether a task is				
Shared Clock Scheduler		available to run or not.				
	Void	This function will send a				
	SCC_A_Master_Send_Tick_M	tick message to the slave				
	essage(const tByte	over the CAN bus via the				
	SLAVE_INDEX)	CAN-SPI module.				
	Void	This function will send a				
	SCC_A_Master_Start_Slave(c	start message to the slave				
	onst tByte SLAVE_ID)	over CAN. It will also				
		receive and process an				
		ACK message from slave.				
	Void	This function will receive				
	SCC_A_Master_Process_Ack(and process an ACK				
	const tByte SLAVE_INDEX)	message from slave during				
		normal operations.				
	\/-:-l	Th:- + -+ +				

	Slave Node	
	Function Name	Descriptio n
	Void SCH_Init_T0(void)	This function is used to initialize CAN-SPI and its interrupt.
	Void SCH_Start(void)	Wait for the master tick. Once it has arrived, process it and compare it with your own ID. Once ID is matched, enable the slave.
Shared Clock Scheduler	Void SCH_Update(void * context)	This function will be executed in the slave, on receiving a CAN interrupt. It will process the tick message, send an ACK message and check whether a task is available to run or not.
	tByte SCC_A_Slave_Process_Tick_ Message(void)	This function will process the tick message received from the master over the CAN bus via the CAN-SPI module.
	Void SCC_A_Send_Ack_Message(void)	This function will send an ACK message to the master.
	Void HEARTBEAT_Update(void)	This task updates the HeartBeat LED, which produces a blinking effect.

Handshake protocol:

Software Implementation

Communication and data sequence




Slave node: SCH Start()

```
// Now wait (indefinitely) for appropriate signal from the master
    IOWR ALTERA AVALON PIO DATA (TEST 1 BASE,
                            IORD ALTERA AVALON PIO DATA(TEST 1 BASE) ^ TEST1 pin);
    // Wait for CAN message to be received
        CAN_interrupt_flag = MCP2515_Read_Register(CANINTF);
    } while ((CAN interrupt flag & 0x02) == 0);
    // Get the first two data bytes
    Tick 00 = MCP2515 Read Register(RXBnDm(1,0)); // Get data byte 0, Buffer 1
   Tick_ID = MCP2515_Read_Register(RXBnDm(1,1)); // Get data byte 1, Buffer 1
    // We simply clear *ALL* flags here...
    MCP2515_Write_Register(CANINTF, 0x00);
    if ((Tick_00 == 0x00) && (Tick_ID == SLAVE_ID))
        // Message is correct
       Start slave = 1;
       // Prepare Ack message for transmission to Master
       MCP2515_Write_Register(TXBnDm(0,0) , 0x00); // Set data byte 0 (always 0x00)
       MCP2515 Write Register(TXBnDm(0,1) , SLAVE ID); // Slave ID
       /* Send RTS TXB0 INSTRUCTION Instruction */
       MCP2515_RTS_TXB_Instruction_CMD(RTS_INSTRUCTION_TXB0 );
    else
       // Not yet received correct message - wait
        Start slave = 0;
} while (!Start slave);
alt_irq_cpu_enable_interrupts(); //can move to down
```

Handshake protocol: The **slave waits** for a master signal

Communication and data sequence




Master node: SCH Start()

```
// After the initial (long) delay, all (operational) slaves will have timed out.
// All operational slaves will now be in the 'READY TO START' state
// Send them a 'slave id' message to get them started
Slave index = 0;
do {
   // Find the slave ID for this slave
   Slave ID = (tByte) Current Slave IDs G[Slave index];
   Slave_replied_correctly = SCC_A_MASTER_Start_Slave(Slave_ID);
   if (Slave replied correctly)
      Num active slaves++;
      Slave index++;
   else
     // Slave did not reply correctly
     // - try to switch to backup device (if available)
      if (Current Slave IDs G[Slave index] != BACKUP SLAVE IDs[Slave index])
         // There is a backup available: switch to backup and try again
         Current Slave IDs G[Slave index] = BACKUP SLAVE IDs[Slave index];
      else
         // No backup available (or backup failed too) - have to continue
         //Slave index++;
   } while (Slave index < NUMBER OF SLAVES);
```

Handshake protocol: The master sends a "handshake" Tick message to the slave with ID equal to "Slave ID"

Communication and data sequence




Slave node: SCH_Start()

```
// Now wait (indefinitely) for appropriate signal from the master
                                                                                                   Handshake
   IOWR ALTERA AVALON PIO DATA (TEST 1 BASE,
                                                                                                 protocol: The
                          IORD ALTERA AVALON PIO DATA (TEST 1 BASE) ^ TEST1 pin);
   // Wait for CAN message to be received
                                                                                                    slave has
       CAN_interrupt_flag = MCP2515_Read_Register(CANINTF);
                                                                                                 accepted the
   } while ((CAN interrupt flag & 0x02) == 0);
                                                                                               signal from the
   // Get the first two data bytes
   Tick 00 = MCP2515 Read Register(RXBnDm(1,0)); // Get data byte 0, Buffer 1
   Tick_ID = MCP2515_Read_Register(RXBnDm(1,1)); // Get data byte 1, Buffer_?
                                                                                                      master
   // We simply clear *ALL* flags here...
   MCP2515 Write Register (CANINTF, 0x00);
                                                                                                   Handshake
   if ((Tick_00 == 0x00) && (Tick_ID == SLAVE_ID))
                                                                                             protocol: The slave
       // Message is correct
       Start slave = 1;
                                                                                                sends a special
       // Prepare Ack message for transmission to Master
                                                                                               "handshake" Ack
       MCP2515 Write Register(TXBnDm(0,0) , 0x00);
       MCP2515 Write Register(TXBnDm(0,1) , SLAVE ID); // Slave ID
                                                                                               message back to
       /* Send RTS TXB0 INSTRUCTION Instruction */
                                                                                                   the master
       MCP2515 RTS TXB Instruction CMD(RTS INSTRUCTION TXB0 );
   else
                                                                                              Enable CAN SPI
       // Not yet received correct message - wait
       Start slave = 0;
                                                                                                  interrupts
 while (!Start slave);
alt irq cpu enable interrupts(); //can move to down
```

Assignment 2:

Overview



EG3205: Assignment 2

- Start Date: Tuesday the 27th November
- Submission Date: Tuesday the 18th December
- Demonstration: by Thursday the 13th December
- Work based on Labs 4 and 5:
 - ➤ Task1: Develop Hardware
 - ➤ Task2: Develop software for Master board
 - ➤ Task3: Provide evidence of understanding of the underpinning software
 - ➤ Task4: Write a report
- Submit report and two Quartus II projects as one zip file to BB.

Appendix

Lecture 4

Schedulers

- Static (offline) Schedulers:
 - The order of task execution is determined at design time.
- These systems usually rely on
 - >a timer interrupt to keep track of the passing of time and
 - >dispatch tasks according to the pre-programmed scheduling sequence
- Examples of such systems include clock driven cyclic executive schedulers like time-triggered cooperative (TTC) schedulers.
- Dynamic (online) Schedulers:
 - The order of task execution is determined at run time based on an online scheduling algorithm or on external and internal events.
 - The tasks are run on the basis of their priorities.


Time-Triggered Cooperative (TTC) Schedulers


- These schedulers use data structures to keep track of the time units or ticks remaining untill the next execution of each task.
- The time-triggered cooperative (TTC) scheduler given by Pont in 2014 is
 - ➤ a statically-scheduled cooperative scheduler
 - ➤ that uses a single timer interrupt to control the execution of all tasks.

Time-Triggered Cooperative (TTC) Schedulers

- At a lower level, a scheduler can be viewed as a single timer interrupt service routine that is shared between many different tasks.
 - >scheduler tick we have a timer that fires at a certain interval
- The TT co-operative scheduler:
 - Tasks are scheduled to run at specific times.
 - ➤ The task runs to completion, then returns control to the scheduler.
 - The time periods of all tasks must be multiples of the base tick period.

CAN MCP2515 Buffers





The MCP2515 has three transmit and two receive buffers.


CAN MCP2515 Buffers

- The MCP2515 implements three transmit buffers.
- Each of these buffers occupies 14 bytes of SRAM and are mapped into the device memory map.
- The first byte, TXBnCTRL, is a control register associated with the message buffer.
 - The information in this register determines the conditions under which the message will be transmitted and indicates the status of the message transmission (see Register 3-2, p. 19).
- Five bytes are used to hold the standard and extended identifiers, as well as other message arbitration information (see Register 3-4 through Register 3-7).
- The last eight bytes are for the eight possible data bytes of the message to be transmitted (see Register 3-8, p.21).

TXBnDm - TRANSMIT BUFFER n DATA BYTE m

MCP2515 Standard Data Frame

The MCP2515 is a stand-alone CAN controller developed to simplify applications that require interfacing with a CAN bus.



RTR (Remote Transmission Request) - to distinguish a data frame (dominant) from a remote frame (recessive)

IDE (Identifier Extension) bit, must be dominant to specify a standard frame

RBO (Reserved Bit Zero) - defined as a dominant bit by the CAN protocol

DLC (Data Length Code), which specifies the number of bytes of data

CRC (Cyclic Redundancy Check) field

CDR Del - recessive CRC Delimiter bit

ACK (Acknowledge) - two-bit field

During the **ACK Slot** bit, the transmitting node sends out a recessive bit. Any node that has received an error-free frame acknowledges the correct reception of the frame by sending back a dominant bit

ACK Del (acknowledge delimiter) - the recessive **ACK Del** completes the acknowledge field and may not be overwritten by a dominant bit.

MCP2515 Datasheet, p.37