

# Programmable Electronics using FPGAs



#### **Course Outline**

- What is the next 10 weeks about?
- What does it mean to design a chip?
- > FPGA platform
- > Hands-on experience on training boards



#### This week

- Concurrency, Moore's Law, et al
- What is an FPGA?
- Our language and tool: VHDL and Quartus-II
- Example: compiling to hardware
- Lab work: build your own chip
- Housekeeping
- Assessment



# Firstly: what is concurrency?

> Question: What do you think "concurrency" means?





# Firstly: what is concurrency?

#### Answer:

concurrent (adj.) 1. running together, going on side by side, occurring together. 2. cooperating, agreeing.

Because hardware is an ideal platform for supporting concurrency, in this course we will study concurrency (and programming patterns for concurrency) in some detail.



# The aim of Programmable Electronics

- Know what reconfigurable hardware is, and it's relation to software and hardware systems;
- Appreciate (theoretical) issues in building and reasoning about practical, concurrent, communicating systems and the benefits that concurrency offers;
- ➤ Be able to develop and program inherently concurrent applications;
- Demonstrate competence with VHDL and Quartus-II;
- Apply these principles to the design, analysis and implementation of FPGA circuits.




#### What about the tools?

- ➤ An FPGA is a <u>Field Programmable Gate Array</u> it is the hardware that we will use on this course;
- VHDL is a hardware language for FPGA design;
- Quartus-II is the tool will use to simulate (develop) the design and implement the logic on FPGA hardware.



#### Moore's law



#### Microprocessor transistor counts double every 2 years



# Integrated circuits (ICs)

- Today digital IC technology is used in:
  - Microprocessors
  - Memory chips
  - Application Specific Integrated Circuits (ASICs)
  - Programmable Logic Devices (CPLD/FPGA)



#### What is an FPGA?

- Field Programmable Gate Array (FPGA)
  - Semiconductor device containing <u>programmable logic blocks</u> with <u>programmable interconnects</u>.
  - These features allow us to implement digital logic consisting of millions of logic gates.
  - It is a <u>fully reconfigurable device</u> sometimes called "reconfigurable hardware".
  - Advantages include quick time to market, simple upgrades, lower unit production, and blurring software/hardware distinctions.
  - Disadvantages include high power consumption, slower clock rates and expensive for low production systems.



- Where are FPGAs used?
  - Traditional ASIC domains, such as:
    - Digital signal processing, Vision, Cryptography (especially real-time) and Solid state devices.


 Now starting to encroach on traditional software domain – Hardware/Software Co-Design



#### FPGA – Generic architecture

- Overview
  - An FPGA consists of three programmable blocks;
    - Logic blocks
    - Input/Output (IO) blocks
    - Routing blocks

 By using specific languages and tools we can program these blocks!






# FPGA – Basic logic block

How does "reconfigurable" work?

The basic logic block contains a Lookup Table (LUT) and a

Flip-Flop (FF);




- For combinatorial logic a lookup table is programmed with a logical function;
- The flip-flop serves as a latch;
- Modern FPGAs also have other resources such as dedicated memory, processor cores and arithmetic blocks.



# An example – Combinatorial logic on FPGA

- Configuring a LUT:
  - N-LUT consists of 2<sup>N</sup> SRAM cells which connect with a 2<sup>N</sup>:1 Multiplexer (MUX).





#### What is VHDL?

- > FPGA programming language VHDL
  - <u>V</u>ery <u>H</u>igh Speed Integrated Circuit Hardware <u>D</u>escription
     <u>L</u>anguage;
  - It is not a procedural language such as C, BASIC and Assembly etc.
  - VHDL supports concurrency;
  - VHDL is a strongly typed language where most of its syntax is driven from Ada;
  - VHDL-2008 is the latest version (available as IEEE standard 1076-2008, supported by most commercial tools).




# **Altera DEO Development Board**

- We use this kit for experiments in LAB.
- Features include flash memory, SDRAM, SD memory card slot, mouse/keyboard port, VGA port and 7-segment displays. We will concentrate on programming the FPGA.





# FPGA design flow using VHDL






# **Using Quartus-II: the basics**

Quartus-II is a Integrated Software Environment for

Altera FPGAs;

Used for creating design files, simulation, synthesis, implementation and configuration;

- Basic design flow:
  - Design entry HDL or Schematics
  - > Synthesis Convert design into netlist
  - Implementation Translate, Map and Place & Routing for specific FPGA
  - Configuration Program FPGA






# FPGA Design example: Shift Register

- Draw the circuit (block) diagram of shift register on paper including the inputs and outputs;
- 2. Develop RTL (Register Transfer Level) design in VHDL and create a test bench;
- Check the functional simulation using the test bench;
- 4.
- Synthesize to create gate netlist;
- II. Implement the gate netlist for a specific FPGA fabric;
- III. Generate programming file.
- Download this file into the FPGA and watch it work!



# **Step-1: Draw the circuit diagram**






# Step-2: Design and testing in VHDL

```
library IEEE;
   use IEEE.std logic 1164.all;
    use IEEE.numeric std.all;
    --// This is the TOP VHDL file which implements a 4-bit Universal Shift Register
    entity UniShiftReg is
      port (
        Reset : in std logic;
        Clock : in std logic;
11
        SIL : in std logic;
12
13
                                                      -- Two bit input port
                                                      -- 4-bits data input port
        Dout : out std logic vector(3
                                                     -- 4-bits data output port
   end UniShiftReg:
    --// End of entity
                                       its universal shift
   architecture RTL of UniShiftE
                                                               USE ieee.std logic 1164.ALL;
      signal unishftreg4 : unsigned(3 downto 0); -- Inte
                                                               USE ieee.std logic unsigned.all;
                                                               USE ieee.numeric std.ALL;
23
      -- Main process block which implment the universal
24
      process (Reset, Clock)
                                                                --// This is the TOP VHDL Test Bench file for testing a 4-bit Universal Shift Register
25
                                                               entity UniShiftReg TB IS
26
       if Reset = '0' then
                                                               end UniShiftReg TB;
          unishftreg4 <= (others => '0');
27
        elsif rising edge(Clock) then
                                                                -- Architecture block of an entity where the main testing part is designed
         if Sel = "11" then
29
                                                                architecture TB of UniShiftReg TB is
            unishftreg4 <= unsigned(Din);
30
                                                           12
          elsif Sel = "01" then
31
                                                           13
                                                           14
    Design Summary (running)
                                            UniShiftReg.vhd
                                                           15
                                                                      Reset : in std logic;
                                                                      Clock : in std logic;
                                                           19
                                                                            : in std logic;
                                                           20
                                                           21
                                                                      );
                                                           23
                                                                   end Component;
                                                                   -- Initialize input signals --
                                                                   signal Clock : std logic := '0';
                                                                   signal Reset : std logic := '0';
                                                                   signal SIR : std logic := '0';
                                                           29
                                                           30
                                                                   signal SIL
                                                                                 : std logic := '0';
                                                                   signal Sel
                                                                                 : std logic vector(1 downto 0) := (others=>'0');
                                                         Design Summary (Programming File Generated)
                                                                                                                       UniShiftReg_TBench.vhd*
```




# **Step-3: Functional Simulation**






# Step-4: VHDL Design Mapping on FPGA





# **Step-5: Configure Target Device**





# Lab work: build and configure a design

- In next week's lab class, you will load, and compile a given test application using Quartus-II, and load the application onto the test board.
- The aim is to gain familiarity with using the toolkit, and loading configurations onto the FPGA board.
- You should normally attempt the lab work individually!
- Attendance at labs is compulsory!
- Attendance at lectures is compulsory!
- If you fail to attend, you will struggle to pass the course!



# Housekeeping

You must attend the same lab session every week).

Boards are normally made available for each person depending on numbers.

➤ Lecture notes and lab exercise sheets shall be posted on blackboard weekly. Look for the module space (EG3204) on blackboard!



#### **Assessment**

> There will be two assessed lab exercises later in the module.