

# Programmable Electronics using FPGAs




### This week

- Recap: Mealy state machine
- Moore state machine
- Vending machine controller
- Assessment 2: Traffic light controller

### Recap: Mealy state machine




- Within a Mealy machine:
  - Outputs depend on both current state and inputs
  - May be fewer states
  - It has asynchronous outputs
    - If input glitches, so does output
    - Output available immediately
    - May be unstable output










#### Moore state machine




- In a Moore state machine:
  - Outputs depend on the current state only
  - May be more states
  - It has <u>synchronous outputs</u>
    - No glitch in design
    - Delay of one clock cycle
    - Stable output



# **Example: Vending machine controller using a Moore machine**




> The state diagram is more complex:




## Example: Vending machine controller using Moore FSM model



- Moore machine consists of the following components:
  - Entity declaration
  - Define state encoding
  - State register using a process
  - Next state logic using a process
  - Output logic using a process







Entity declaration and define state encodings:

```
Entity VFSM is
    port ( CLK, RST
                                          : IN std_logic;
            In_5p, In_10p, In_20p
                                          : IN
                                                 std_logic;
            Dispense, Return5p, Return10p : OUT std_logic );
end VFSM;
architecture My_FSM of VFSM is
    type FSM type is (S0, S1, S2, S3, S4, S5, S6, S7);
    signal Current State, Next State: FSM type;
begin
```



> State register using a process block

```
process (CLK, RST) begin
    if RST = '1' then
         Current State <= S0;
    elsif rising_edge (CLK) then
         Current_State <= Next_State;</pre>
    else
         Current_State <= Current_State;</pre>
    end if;
end process;
```



Next state logic using a process block

```
process (Current State, In_5p, In_10p, In_20p) begin
   case Current State is
          when SO => if In 5p = '1' then Next State <= S1;
                       elsif In 10p = '1' then Next State <= $2;
                       elsif In 20p = '1' then Next State <= $4;
                       else Next State <= S0; end if;
          when S1 => ...
          when S2 => ...
          when $3 => ...
          when S4 => Next State <= S0;
          when S5 => Next State <= S0;
          when S6 => Next State <= S0;
          when S7 => Next State <= S0;
          when others => Next State <= $0;
   end case:
end process;
```



#### Output logic using a process block

```
process (Current State) begin
   case Current State is
          when S0 => Dispense <= '0'; Return5p <= '0'; Return10p <= '0';
          when $1 => Dispense <= '0'; Return5p <= '0'; Return10p <= '0';
          when S2 => Dispense <= '0'; Return5p <= '0'; Return10p <= '0';
          when S3 => Dispense <= '0'; Return5p <= '0'; Return10p <= '0';
          when S4 => Dispense <= '1'; Return5p <= '0'; Return10p <= '0';
          when $5 => Dispense <= '1'; Return5p <= '1'; Return10p <= '0';
          when S6 => Dispense <= '1'; Return5p <= '0'; Return10p <= '1';
          when $7 => Dispense <= '1': Return5p <= '1': Return10p <= '1':
          when others => Dispense <= '0'; Return5p <= '0'; Return10p <= '0';
   end case:
end process;
end My FSM;
```