

Programmable Electronics using FPGAs

Lab 1: familiarising ourselves with Quartus-II software

Alistair A. McEwan and Irfan Mir

University of Leicester

This week...

- In this weeks lab, we will take an existing piece of VHDL code (provided on Blackboard)
- We will load this VHDL code into the Altera Quartus-II toolkit
- And build it for the FPGA
- The purpose of the lab is for you to become familiar with the process of using the tool, and the board
- So don't be afraid to experiment!



RTL Design file

Download the 8-bit universal shift register RTL design from blackboard.

```
Project : Universal Shift Register Design in VHDL
     -- File : Uni Shift Reg.vhd
    -- Authors : Alistair A. McEwan and Irfan Mir
    -- Company : University of Leicester
     -- Date : 30 January 2014
    library IEEE;
10 use IEEE.std logic 1164.all;
11    use IEEE.std_logic_unsigned.all;
12 use IEEE.numeric std.all;
13
14 -- TOP VHDL design which implements a 8-bit Universal Shift Register
15 entity Uni Shift Reg is
16 port (
17
                                                      -- CLOCK input signal
         CLOCK : in std logic;
18
         BUTTON : in std logic vector(2 downto 0); -- 3-bit Push Button input port
         SW : in std logic vector(9 downto 0); -- 10-bit Switch input port
19
20
       LEDG : out std_logic_vector(9 downto 0)); -- 10-bits LED output port
   end entity Uni Shift Reg;
22 --// End of entity
23
     --// This is an architecture of 4-bits universal shift register
25  architecture RTL of Uni Shift Reg is
       signal Din, Dout, unishftreg8 : std logic vector(7 downto 0); -- Internal signal declaration
27
       signal Clk1sec cnt : std logic vector(31 downto 0);
28
       signal Reset, Load, SIL, SIR, Clk1sec : std logic;
29
30
       constant PERIOD : integer := 6250000;
31
32 | begin
33
34
         Reset <= BUTTON(0);</pre>
35
       Load <= BUTTON(2);
36
       SIL \le SW(9);
37
       SIR \le SW(8);
38
         Din \leq SW(7 downto 0);
39
         LEDG(7 downto 0) <= Dout;
40
41
         process (CLOCK, Reset)
42
43 白
           if Reset = '0' then
44
               Clk1sec cnt <= (others => '0');
45
                Clk1sec <= '0';
             elsif rising edge (CLOCK) then
```






Download the 8-bit universal shift register test bench from blackboard.

```
Project : Universal Shift Register Design in VHDL
                    : Uni Shift Reg TB.vhd
 4
           Authors : Alistair A. McEwan and Irfan Mir
           Company : University of Leicester
 6
           Date : 30 January 2014
 8
9
     library ieee;
10
     USE ieee.std logic 1164.ALL;
11
     USE ieee.std logic unsigned.all;
13
     -- TOP VHDL Test Bench file for testing a 8-bit Universal Shift Register
    entity Uni Shift Reg TB IS
15
     end Uni Shift Reg TB;
16
17
     -- Architecture block of a test bench
18
    marchitecture TB of Uni Shift Reg TB is
19
20
          -- Component Declaration of 8-bit Universal Shift Register --
21
         Component Uni Shift Reg
22
         port (
23
             CLOCK : in
                           std logic;
             BUTTON : in std logic vector(2 downto 0);
24
                     : in std logic vector(9 downto 0);
25
             LEDG
                     : out std logic vector (9 downto 0)
27
             );
28
         end Component;
29
30
          -- Initialize input signals --
31
          signal CLOCK : std logic := '0';
32
          signal BUTTON : std logic vector(2 downto 0) := "111";
33
                      : std logic vector(9 downto 0) := (others=>'0');
34
         --Outputs
36
         signal LEDG
                         : std logic vector (9 downto 0);
37
38
          -- Local variable declarations
39
          signal index : std logic vector(7 downto 0) := (others=>'0');
40
41
          -- Instantiate the component --
43
          Uni_Shift_Reg_inst: Uni_Shift_Reg_port_map
44
45
                                                 CLOCK => CLOCK,
                                                 BUTTON => BUTTON,
```



Getting started with Quartus-II


Start up the Altera Quartus-II software using the Quartus-II Web Edition icon on the desktop. This opens the tool and allow us to create a new project.



Adding your VHDL design



- Normally, we will create our own VHDL template and write our own code.
 - (Next week we will show you how to do this)
- However this week, we will import an existing RTL design.




Choosing the board



Project settings


- Quartus-II is capable of building projects for many boards
- Our is a <u>DEO</u>
 <u>Development board</u>
 with a <u>Cyclone-III</u>
 (EP3C16F484C6)
 FPGA.
- Select this option and click on Next
- Make sure the Simulator is <u>ModelSim-Altera</u> and preferred language is VHDI.
- Click on Finish





Synthesis (compiling) our code


Click on <u>Analysis & Synthesize</u> under <u>Compile Design</u> to compile the VHDL design into netlist.








Download the test bed from blackboard and set it up. First click on the <u>RTL</u> <u>Simulation</u> option in the <u>Flow</u> tab.








Open <u>Edit Settings</u> in <u>RTL Simulation</u> option. In <u>Settings</u> window click on <u>Test</u> <u>Benches</u> option.








In the <u>Test Benches</u> window click on <u>New</u>. In <u>New Test Bench Settings</u> write your test bench's entity name in the <u>Test Bench Name</u> field. In <u>File Name</u> field assign your test bench file. Finally click on <u>Add</u> and then press <u>OK</u>.








We will see your test bench file in <u>Compile Test Bench</u> option. Click on <u>Apply</u> and then press <u>OK</u>.








Right click on <u>RTL Simulation</u> option under <u>Flow</u> tab and then click on <u>Start</u>. It will start the <u>Altera-ModelSim</u> simulator.



Testing our hardware




The <u>Altera-ModelSim</u> simulator will show the waveforms for your inputs and outputs. Check that each input combination gives the output result you expect!








Select the <u>Compilation</u> option in <u>Flow</u> tab. Right click on <u>Compile Design</u> and then Start.








Download the pinning file <u>EG3204-DE0.qsf</u> from Blackboard and import it into the Quartus-II project. Open the <u>Assignments</u> tab and click on <u>Import</u> <u>Assignments</u>. Add the <u>EG3204-DE0.qsf</u> file and click <u>OK</u>.




Finally compiling for the FPGA!

- Compile the design to update the FPGA pin connections to generate bit file (*.sof).
- The pinning (QSF) file EG3204-DE0.qsf will connect your VHDL design with FPGA board. You can see the pin assignments using Pin Planner under Assignments tab.








Load programming file




- Once this is complete, click on Program Device (Open Programmer).
- This will load a file with the extension <u>.sof</u>





Testing our hardware


- Turn in your DE0 board (the big red button!) and check the Hardware Setup
- Select the <u>USB-Blaster [USB-0]</u> option under <u>hardware setting</u>.



Open Programmer tool




- Open Programmer should now tell you it has found the FPGA board.
- You can add the .sof file, if required.
- Click on Start to program the FPGA chip.



Check the results on FPGA board



If everything has worked, lights on your board should start flashing!



CLOCK	Reset	LOAD	SIL	SIR	
x	0	x	x	x	All zeros
<u>_</u>	1	0	x	x	Load Data
	1	1	0	1	Right Shift
Ţ	1	1	1	0	Left Shift

Board Connections:				
RESET → BUTTON(0)				
LOAD \rightarrow BUTTON(2) SIL \rightarrow SW(9) SIR \rightarrow SW(8) Dout(0) \rightarrow LEDG(0) Dout(1) \rightarrow LEDG(1) Din(0) \rightarrow SW(0) Din(1) \rightarrow SW(1) Din(2) \rightarrow SW(2) Din(3) \rightarrow SW(2) Din(3) \rightarrow SW(3) Din(4) \rightarrow SW(4) Din(5) \rightarrow SW(5) Din(6) \rightarrow SW(6)				
$Din(7) \rightarrow SW(7)$				



