

Programmable Electronics using FPGAs

Lab 1 : familiarising ourselves with Quartus-II software

Alistair A. McEwan and Irfan Mir

This week...

- In this weeks lab, we will take an existing piece of VHDL code (provided on Blackboard)
- We will load this VHDL code into the Altera Quartus-II toolkit
- And build it for the FPGA
- The purpose of the lab is for you to become familiar with the process of using the tool, and the board
- So don't be afraid to experiment!

RTL Design file

- Download the 8-bit universal shift register RTL design from blackboard.

```

1  -----
2  -- Project   : Universal Shift Register Design in VHDL
3  -- File      : Uni_Shift_Reg.vhd
4  -- Authors   : Alistair A. McEwan and Irfan Mir
5  -- Company   : University of Leicester
6  -- Date      : 30 January 2014
7  -----
8
9  library IEEE;
10 use IEEE.std_logic_1164.all;
11 use IEEE.std_logic_unsigned.all;
12 use IEEE.numeric_std.all;
13
14 -- TOP VHDL design which implements a 8-bit Universal Shift Register
15 entity Uni_Shift_Reg is
16 port (
17     CLOCK    : in     std_logic;           -- CLOCK input signal
18     BUTTON    : in     std_logic_vector(2 downto 0); -- 3-bit Push Button input port
19     SW        : in     std_logic_vector(9 downto 0); -- 10-bit Switch input port
20     LEDG      : out    std_logic_vector(9 downto 0)); -- 10-bits LED output port
21 end entity Uni_Shift_Reg;
22 --// End of entity
23
24 --// This is an architecture of 4-bits universal shift register
25 architecture RTL of Uni_Shift_Reg is
26     signal Din, Dout, unishftreg8 : std_logic_vector(7 downto 0); -- Internal signal declaration
27     signal Clk1sec_cnt : std_logic_vector(31 downto 0);
28     signal Reset, Load, SIL, SIR, Clk1sec : std_logic;
29
30     constant PERIOD : integer := 6250000;
31
32 begin
33
34     Reset <= BUTTON(0);
35     Load <= BUTTON(2);
36     SIL <= SW(9);
37     SIR <= SW(8);
38     Din <= SW(7 downto 0);
39     LEDG(7 downto 0) <= Dout;
40
41     process(CLOCK, Reset)
42     begin
43         if Reset = '0' then
44             Clk1sec_cnt <= (others => '0');
45             Clk1sec <= '0';
46         elsif rising_edge(CLOCK) then

```

Test bench file

- Download the 8-bit universal shift register test bench from blackboard.


```

1  -----
2  -- Project   : Universal Shift Register Design in VHDL
3  -- File      : Uni_Shift_Reg_TB.vhd
4  -- Authors   : Alistair A. McEwan and Irfan Mir
5  -- Company   : University of Leicester
6  -- Date      : 30 January 2014
7  -----
8
9  library ieee;
10 USE ieee.std_logic_1164.ALL;
11 USE ieee.std_logic_unsigned.all;
12
13 -- TOP VHDL Test Bench file for testing a 8-bit Universal Shift Register
14 entity Uni_Shift_Reg_TB IS
15 end Uni_Shift_Reg_TB;
16
17 -- Architecture block of a test bench
18 architecture TB of Uni_Shift_Reg_TB is
19
20     -- Component Declaration of 8-bit Universal Shift Register --
21     Component Uni_Shift_Reg
22     port(
23         CLOCK      : in    std_logic;
24         BUTTON     : in    std_logic_vector(2 downto 0);
25         SW         : in    std_logic_vector(9 downto 0);
26         LEDG       : out   std_logic_vector(9 downto 0)
27     );
28     end Component;
29
30     -- Initialize input signals --
31     signal CLOCK      : std_logic := '0';
32     signal BUTTON     : std_logic_vector(2 downto 0) := "111";
33     signal SW         : std_logic_vector(9 downto 0) := (others=>'0');
34
35     --Outputs
36     signal LEDG       : std_logic_vector(9 downto 0);
37
38     -- Local variable declarations
39     signal index : std_logic_vector(7 downto 0) := (others=>'0');
40
41 begin
42     -- Instantiate the component --
43     Uni_Shift_Reg_inst: Uni_Shift_Reg port map
44     (
45         CLOCK => CLOCK,
46         BUTTON => BUTTON,

```


Getting started with Quartus-II

- Start up the Altera Quartus-II software using the Quartus-II Web Edition icon on the desktop. This opens the tool and allow us to create a new project.




- **To create a new project:**

- Select New Project Wizard on the File menu.
- Give your project a name and location – this should be in your home drive.
- Make sure you enter the right name in the top-level design entity.



Adding your VHDL design


- Normally, we will create our own VHDL template and write our own code.
 - (Next week we will show you how to do this)
- However this week, we will import an existing RTL design.



Choosing the board

➤ Project settings

- Quartus-II is capable of building projects for many boards
- Our is a DEO Development board with a Cyclone-III (EP3C16F484C6) FPGA.
- Select this option and click on Next
- Make sure the Simulator is ModelSim-Altera and preferred language is VHDL.
- Click on Finish



New Project Wizard

Family & Device Settings [page 3 of 5]

Select the family and device you want to target for compilation.

Device family

Family: Cyclone III

Devices: All

Target device

☐ Auto device selected by the Fitter

☒ Specific device selected in 'Available devices' list

☐ Other: n/a

Available devices:

Name	Core Voltage	LEs	User I/Os	Memory Bits	Embedded multiplier 9-bit elements	PLL
EP3C16F256C6	1.2V	15408	169	516096	112	4
EP3C16F256C7	1.2V	15408	169	516096	112	4
EP3C16F256C8	1.2V	15408	169	516096	112	4
EP3C16F256I7	1.2V	15408	169	516096	112	4
EP3C16F484C6	1.2V	15408	347	516096	112	4
EP3C16F484C7	1.2V	15408	347	516096	112	4
EP3C16F484C8	1.2V	15408	347	516096	112	4

Companion device

HardCopy compatible only

EDA Tool Settings [page 4 of 5]

Specify the other EDA tools used with the Quartus II software to develop your project.


EDA tools:

Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/Synthesis	<None>	<None>	<input type="checkbox"/> Run this tool automatically to synthesize the current design
Simulation	ModelSim-Altera	VHDL	<input checked="" type="checkbox"/> Run gate-level simulation automatically after compilation
Formal Verification	<None>	<None>	
Board-Level	Timing	<None>	
	Symbol	<None>	
	Signal Integrity	<None>	
	Boundary Scan	<None>	

< Back Next > Finish Cancel Help

Synthesis (compiling) our code

- Click on Analysis & Synthesize under Compile Design to compile the VHDL design into netlist.



Quartus II 64-Bit - Z:/My_Hard_Drive/EG3204_VHDL_Module/Course_labs/Examples/Altera_Designs/Week2Demo/Week2Demo - Uni_Shift_Reg

File Edit View Project Assignments Processing Tools Window Help

Uni_Shift_Reg

Project Navigator

Entity

Cydone III: EP3C16F484C6

Uni_Shift_Reg

Hierarchy Files Design Units Revisions

Tasks

Flow: Compilation Customize...

Task

Time

Compile Design

Analysis & Synthesize

Fitter (Place & Route)

Assembler (Generate programming files)

TimeQuest Timing Analysis

EDA Netlist Writer

Program Device (Open Programmer)

Start

Start Again

Stop Processing Ctrl+Shift+C

Edit Settings

View Report

Expand All

Collapse All

Edit Flow...

New Flow...

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate programming files)

TimeQuest Timing Analysis

EDA Netlist Writer

Program Device (Open Programmer)

00:00:16

Quartus II

Analysis & Synthesis was successful (1 warning)


OK

Messages

Running Quartus II 64-Bit Analysis & Synthesis

Testing our hardware


- Download the test bed from blackboard and set it up. First click on the RTL Simulation option in the Flow tab.



The screenshot shows the Quartus II 64-Bit software interface. The main window displays the 'Flow' tab, which lists various compilation steps. The 'RTL Simulation' option is highlighted with a red rectangle. The 'Tasks' pane on the left shows the 'Flow' dropdown menu with the following options: Compilation, Early Timing Estimate with Synthesis, Gate Level Simulation, RTL Simulation (highlighted), and Full Design. The 'Compilation Report' pane on the right shows the 'Flow Summary' table of contents, which includes sections for Flow Status, Flow Settings, Flow Non-Default Global Settings, Flow Elapsed Time, Flow OS Summary, Flow Log, and Analysis & Synthesis. The 'Flow Status' section lists various metrics such as Total logic elements, Total combinational logic, Total registers, Total pins, Total virtual pins, Total memory bits, Embedded Multipliers, and Total PLLs.

Testing our hardware

- Open Edit Settings in RTL Simulation option. In Settings window click on Test Benches option.



The image shows the Quartus II IDE interface. On the left, the 'Tasks' pane displays a list of tasks under the 'RTL Simulation' flow. The 'RTL Simulation' task is selected, and a context menu is open with 'Edit Settings' highlighted. A red box highlights the 'Open' button in the context menu. On the right, the 'Settings - Uni_Shift_Reg' window is open, showing the 'Simulation' category. The 'Compile test bench' option is selected, and a red box highlights the 'Test Benches...' button. A black arrow points from the 'Test Benches...' button in the Settings window to the 'Test Benches...' button in the context menu.

Flow: RTL Simulation

Task	Time
Analysis & Elaboration	
RTL Simulation	

Open

Expand All

Collapse All

Edit Flow...

New Flow...

Settings - Uni_Shift_Reg

Category:

- General
- Files
- Libraries
- Operating Settings and Conditions
 - Voltage
 - Temperature
- Compilation Process Settings
 - Early Timing Estimate
 - Incremental Compilation
 - Physical Synthesis Optimizations
- EDA Tool Settings
 - Design Entry/Synthesis
 - Simulation
 - Formal Verification
 - Board-Level
- Analysis & Synthesis Settings
 - VHDL Input
 - Verilog HDL Input
 - Default Parameters
- Fitter Settings
- TimeQuest Timing Analyzer
- Assembler
- Design Assistant
- SignalTap II Logic Analyzer
- Logic Analyzer Interface
- PowerPlay Power Analyzer Settings
- SSN Analyzer

Simulation

Specify options for generating output files for use with other EDA tools.

Tool name: ModelSim-Altera

☐ Run gate-level simulation automatically after compilation

EDA Netlist Writer settings

Format for output netlist: VHDL Time scale: 100 us

Output directory: simulation/modelsim

☐ Map illegal HDL characters ☐ Enable glitch filtering

Options for Power Estimation

☐ Generate Value Change Dump (VCD) file script Script Settings...

Design instance name:

More EDA Netlist Writer Settings...

NativeLink settings

☐ None

☒ Compile test bench: Test Benches...

☐ Use script to set up simulation:


☐ Script to compile test bench:

More NativeLink Settings... Reset

Buy Software OK Cancel Apply Help

Testing our hardware

- In the Test Benches window click on New. In New Test Bench Settings write your test bench's entity name in the Test Bench Name field. In File Name field assign your test bench file. Finally click on Add and then press OK.




The following steps illustrate the process of creating a new test bench in Quartus II:

- Open the **Test Benches** window and click on **New...**
- In the **New Test Bench Settings** dialog:
 - Enter the test bench name in the **Test bench name** field.
 - Enter the file name in the **File name** field.
 - Click on **Add** to select the file.
 - Click on **OK** to confirm the settings.
- A message box will appear: **Specify a Test Bench file name**. Click **OK**.
- The **New Test Bench Settings** dialog will show the file added to the list. Click **OK** to finish.


Testing our hardware

- We will see your test bench file in Compile Test Bench option. Click on Apply and then press OK.



Testing our hardware

- Right click on RTL Simulation option under Flow tab and then click on Start. It will start the Altera-ModelSim simulator.



The screenshot shows the Quartus II 64-Bit interface with the 'Flow Summary' window open. The 'Start' button is highlighted in the 'RTL Simulation' task. The 'ModelSim' logo and 'Modelsim ALTERA Starter Edition 10.1b' text are visible in the bottom right corner.

Flow Summary

Flow Status	Flow Settings	Flow Non-Default Global Settings	Flow Elapsed Time	Flow OS Summary	Flow Log
Successful - Thu Jan 30 18:08:56 2014	Quartus II 64-Bit Version	Revision Name	Top-level Entity Name	Family	Device
12.1 Build 243 01/31/2013 SP 1 SJ Web Edition	Uni_Shift_Reg	Uni_Shift_Reg	Cyclone III	EP3C16F484C6	Final
Total logic elements	N/A until Partition Merge	Total combinational functions	N/A until Partition Merge	Dedicated logic registers	N/A until Partition Merge

ModelSim
Advanced Simulation and Debugging


Modelsim ALTERA Starter Edition 10.1b
Copyright Mentor Graphics Corporation 1991-2011

Program

Command: quartus_map --read_settings_files=on --write_settings_file
20028 Parallel compilation is not licensed and has been disabled
12021 Found 2 design units, including 1 entities, in source file uni_shift
12127 Elaborating entity "Uni_Shift_Reg" for the top level hierarchy
Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors,
293000 Quartus II Flow was successful. 0 errors, 1 warning


Testing our hardware

- The Altera-ModelSim simulator will show the waveforms for your inputs and outputs. Check that each input combination gives the output result you expect!



Preparation for DE0 FPGA Board

- Select the Compilation option in Flow tab. Right click on Compile Design and then Start.



The screenshot shows the Quartus II 64-Bit IDE interface. The 'Flow' tab is selected, and the 'Compilation' option is highlighted in the 'Flow' list. A right-click context menu is open over 'Compile Design', with 'Start' highlighted. The 'Compilation Report' window is also visible, showing the 'Flow Summary'.

Flow Summary:


Task	Time
Compile Design	00:00:44
Analysis & Synthesis	00:00:09
Fitter (Place & Route)	00:00:20
Assembler (Generate programming files)	00:00:05
TimeQuest Timing Analysis	00:00:07
EDA Netlist Writer	00:00:03
Program Device (Open Programmer)	

Flow Summary (Right Panel):

- Flow OS Summary
- Flow Log
- Analysis & Elaboration
- Device
- Timing Models
- Total logic elements
- Total pins
- Total virtual pins
- Total memory bits
- Embedded Multiplier 9
- Total PLLs

Preparation for DE0 FPGA Board

- Download the pinning file EG3204-DE0.qsf from Blackboard and import it into the Quartus-II project. Open the Assignments tab and click on Import Assignments. Add the EG3204-DE0.qsf file and click OK.



The screenshot illustrates the steps to import a pinning file into the Quartus II project. The 'Assignments' menu is open, and 'Import Assignments...' is selected. The 'Import Assignments' dialog box is shown with the 'File name' field set to 'EG3204-DE0.qsf'. The 'Select File' dialog box is also shown, displaying the file 'EG3204-DE0.qsf' in the file list.

Quartus II 64-Bit - Z:/My_Hard_Drive/EG3204_VHDL_Module/Course_labs/Examples/Altera_De

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Entity

Cyclone III: EP3C16F484C6

Uni_Shift_Reg

Hierarchy Files

Tasks

Flow: Compilation

Task

Compile Design 00:00:42

Analysis & Synthesis 00:00:08

Fitter (Place & Route) 00:00:17

Assembler (Generate programming files) 00:00:06

TimeQuest Timing Analysis 00:00:08

EDA Netlist Writer 00:00:03

Program Device (Open Programmer)

Assignments

Device...

Settings... Ctrl+Shift+E

TimeQuest Timing Analyzer Wizard...

Assignment Editor Ctrl+Shift+A

Pin Planner Ctrl+Shift+N

Remove Assignments...

Back-Annotate Assignments...

Import Assignments...

Export Assignments...

Assignment Groups...

LogicLock Regions Window Alt+L

Design Partitions Window Alt+D

Import Assignments

Specify the source and categories of assignments to import.

File name: ... Categories...

☒ Copy existing assignments into Uni_Shift_Reg.qsf.bak before importing Advanced...

OK Cancel Help

Select File

My_Har... EG3204_VHDL_Module

Search EG3204_VHDL_Module

Organize New folder

Music

Pictures

Videos

Computer: EG-PC1015

Windows OS (C:)

TTE_MSC_24 (F:)

Research (R:)

Local Disk (V:)

Shared Departmental (X:)

im105 (Z:)

Name

Date modified

Course Figures 30/01/2014 12:48

Course_labs 30/01/2014 12:49

Course_Lectures 30/01/2014 12:52

Others 30/01/2014 12:49

Reference_Lec 30/01/2014 12:49

DE0.qsf 29/01/2014 17:50

EG3204-DE0.qsf 31/01/2014 12:19



File name: EG3204-DE0.qsf

Import Files (*.qsf *.esf *.acf *.c

Open Cancel


Finally compiling for the FPGA!

- Compile the design to update the FPGA pin connections to generate bit file (*.sof).
- The pinning (QSF) file EG3204-DE0.qsf will connect your VHDL design with FPGA board. You can see the pin assignments using Pin Planner under Assignments tab.



Load programming file

- Once this is complete, click on Program Device (Open Programmer).
- This will load a file with the extension .sof



The image shows the Quartus II 64-bit software interface. The main window displays the 'Flow Summary' for a project named 'Uni_Shift_Reg'. The 'Flow Summary' table shows the following tasks and their completion times:

Task	Time
Compile Design	00:00:44
Analysis & Synthesis	00:00:09
Fitter (Place & Route)	00:00:20
Assembler (Generate programming files)	00:00:05
TimeQuest Timing Analysis	00:00:07
EDA Netlist Writer	00:00:03

The 'Program Device (Open Programmer)' button is highlighted with a red box. A black arrow points from the 'Flow Summary' window to the 'Programmer' window, which is shown in the foreground. The 'Programmer' window displays the following information:


- Hardware Setup: USB-Blaster [USB-0]
- Mode: JTAG
- Progress: [Empty progress bar]
- Enable real-time ISP to allow background programming (for MAX II and MAX V devices): ☐
- Buttons: Start, Stop, Auto Detect, Delete, Add File..., Change File..., Save File, Add Device..., Up, Down
- Table:

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Example
output_files/Uni_Shift_Re...	EP3C16F484	000CFF82	FFFFFFFF	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

The 'Programmer' window also shows a diagram of the USB-Blaster hardware connected to the target device (Altera EP3C16F484) via a TDI pin.


Testing our hardware

- Turn in your DE0 board (the big red button!) and check the Hardware Setup
- Select the USB-Blaster [USB-0] option under hardware setting.




Open Programmer tool




- Open Programmer should now tell you it has found the FPGA board.
- You can add the .sof file, if required.
- Click on Start to program the FPGA chip.



Check the results on FPGA board

- If everything has worked, lights on your board should start flashing!



CLOCK	Reset	LOAD	SIL	SIR	
x	0	x	x	x	All zeros
	1	0	x	x	Load Data
	1	1	0	1	Right Shift
	1	1	1	0	Left Shift

Board Connections:

RESET → BUTTON(0)

LOAD → BUTTON(2)

SIL → SW(9)

SIR → SW(8)

Din(0) → SW(0)

Din(1) → SW(1)

Din(2) → SW(2)

Din(3) → SW(3)

Din(4) → SW(4)

Din(5) → SW(5)

Din(6) → SW(6)

Din(7) → SW(7)

Dout(0) → LEDG(0)

Dout(1) → LEDG(1)

Dout(2) → LEDG(2)

Dout(3) → LEDG(3)

Dout(4) → LEDG(4)

Dout(5) → LEDG(5)

Dout(6) → LEDG(6)

Dout(7) → LEDG(7)



Slide Switches (10)

User LEDs (10)

PushButton Switches (3)

