

# Programmable Electronics using FPGAs



#### This week

- VHDL essentials data objects and their types
- Hierarchical design
- Abstraction levels Structural modelling
- Component instantiation
- Connecting ports
- ➤ Lab work 1: Design a 1-bit Full Adder
- ➤ Lab work 2: Design a 2-bit Full Adder



### **Data objects**

- > Three types of data objects are used in VHDL:
  - Signals
  - Constants
  - Variables
- Signals are most commonly used to describe the logic circuit. They represent the wires of the circuit.
- Constants are used to define a value which cannot be changed.
- Variables are usually used to store computational data within a procedural block. They do not necessarily represent a wire in a circuit.



### Data object values and numbers

- bit values: '0', '1'
- boolean values: TRUE, FALSE
- integer values: 152, 1, 9 etc.
- std logic values: U, X, -, Z, H, L, 0, 1:
  - U = uninitialized
  - X = = don't care
  - Z = undefined voltage range
  - H/L = weak 0 or 1 can't be trusted in VHDL!
- > std logic vector values: b"00101101", b"1101", x"A07B" etc



# STD\_LOGIC and STD\_LOGIC\_VECTOR

- STD LOGIC is used for single bit signals
- STD LOGIC VECTOR is used for multi-bit signals (words).

#### For example:

```
signal X std_logic;
signal Y std_logic_vector(3 downto 0);
signal Z std_logic_vector(0 upto 5);
```


- STD\_LOGIC\_VECTOR is also bit accessible.
  - Individual bits can be accessed, just like an array.
- The least significant bit is the one indexed **0** in the declaration.

```
For example : Y \le \text{``0101''};
Here Y(0) = 1, Y(1) = 0, Y(2) = 1 and Y(3) = 0
```



### Hierarchical design

We often build a digital system using existing components.





## **Abstraction levels: Structural Modelling**

- Structural modelling is used to connect (instantiate) existing components with each other.
- ➤ It describes the arrangement and interconnections of components via their ports.
- > Structural modelling is performed in two steps:
  - 1. Component instantiation
  - 2. Connecting ports





- Entity/architecture pairs can be declared as a "component"
- This allows us to treat them as black boxes in larger designs.

```
MyAND
For example : AND gate
LIBRARY IEEE;
                                                        AND
USE IEEE.STD LOGIC 1164.ALL;
ENTITY MyAND IS
PORT (
  X,Y: IN STD LOGIC;
                                            COMPONENT MYAND IS
    Z : OUT STD LOGIC
                                              PORT (
    );
END MyAND;
                                                       IN STD LOGIC;
                                                   Y : IN STD LOGIC;
ARCHITECTURE dataflow of MyAND IS
                                                     : OUT STD LOGIC
Begin
                                                );
    Z \le X AND Y;
                                           END COMPONENT;
end dataflow;
```

### **Step 1: Component instantiation**




VHDL models consist of hierarchy of component instances.

#### For example:

MyAND3 consists of 3 MyAND instances <u>U1</u>, <u>U2</u>, and <u>U3</u> with the pins connected together:


```
U1: MyAND port map (Port connections...);
U2: MyAND port map (Port connections...);
U3: MyAND port map (Port connections...);
```





## **Step 2: Connecting ports**

Components can be connected together by specifying the component names of each specific pin



#### For example:

MyAND3 consists of 3 MyAND

gates U1, U2, and U3 with the pins connected together:

```
U1: MyAND port map (X => in1, Y => in2, Z => net1);
U2: MyAND port map (X => in3, Y => in4, Z => net2);
U3: MyAND port map (X => net1, Y => net2, Z => out);
```



MyAND3

out

U3

net1

net2

# **Example: Hierarchical circuit design**

```
LIBRARY IEEE;
                                                                 U1
                                                      in1
USE IEEE.STD LOGIC 1164.ALL;
                                                      in2
ENTITY MyAND3 IS
 PORT (
        in1,in2,in3,in4 : IN STD LOGIC;
                                                      in3
                    out : OUT STD LOGIC);
                                                                AND
                                                      in4
 END MyAND3;
ARCHITECTURE structural of MyAND3 IS
COMPONENT MyAND IS
  PORT (
         X : IN STD LOGIC;
         Y : IN STD LOGIC;
         Z : OUT STD LOGIC);
END COMPONENT;
signal net1, net2 : STD LOGIC;
Begin
   U1: MyAND port map (X \Rightarrow in1, Y \Rightarrow in2, Z \Rightarrow net1);
   U2: MyAND port map (X \Rightarrow in3, Y \Rightarrow in4, Z \Rightarrow net2);
   U3: MyAND port map (X \Rightarrow net1, Y \Rightarrow net2, Z \Rightarrow out);
                   Programmable Electronics using FPGAs
end structural:
```




# Lab work 1: Designing a 1-bit full adder

- A full adder consists of two half adders and an OR gate.
- These circuits operate side by side.

Example: 1-bit full adder







- Use your half adder design as a component.
- You need one concurrent statement and two instantiations in an architecture.
  - Concurrent statement is for OR gate.
  - One instantiation per a half adder component.

<u>Hints:</u> Use dataflow level for OR gate and structural level for instantiation of two half adders

```
Half Adder
                                                     (ha1)
    For OR gate
                                            Din1
                                            Din2
                                                                                  Dout
Cout \leq c1 OR c2;
                                             Cin
   Instantiation of a half adder
ha1: HalfAdder port map (
                                                                                  Cout
                             in1 => Din1,
                             in2 => Din2,
                             Sum => s1,
                             cout => c2
                                               ising FPGAs
                                                                              13
```

Half Adder



# Lab work 2: Designing a 2-bit full adder

- A 2-bit full adder can designed using two 1-bit full adders.
- Follow the same rule as for 1-bit full adder design.

