University of Leicester

Programmable Electronics using FPGAs

Lab 1 : familiarising ourselves with Quartus-II software

Alistair A. McEwan and Irfan Mir

This week…

- In this weeks lab, we will take an existing piece of VHDL code (provided on Blackboard)
- We will load this VHDL code into the Altera Quartus-II toolkit
- And build it for the FPGA
- The purpose of the lab is for you to become familiar with the process of using the tool, and the board
- So don't be afraid to experiment!

RTL Design file

- Download the 8-bit universal shift register RTL design from blackboard.

```
1  ----------------------------------------------------------------------------------
2  --    Project   : Universal Shift Register Design in VHDL
3  --    File      : Uni_Shift_Reg.vhd
4  --    Authors   : Alistair A. McEwan and Irfan Mir
5  --    Company   : University of Leicester
6  --    Date      : 30 January 2014
7  ----------------------------------------------------------------------------------
8
9  library IEEE;
10 use IEEE.std_logic_1164.all;
11 use IEEE.std_logic_unsigned.all;
12 use IEEE.numeric_std.all;
13
14 -- TOP VHDL design which implements a 8-bit Universal Shift Register
15 entity Uni_Shift_Reg is
16   port (
17     CLOCK    : in    std_logic;                      -- CLOCK input signal
18     BUTTON   : in    std_logic_vector(2 downto 0);   -- 3-bit Push Button input port
19     SW       : in    std_logic_vector(9 downto 0);   -- 10-bit Switch input port
20     LEDG     : out   std_logic_vector(9 downto 0));     -- 10-bits LED output port
21 end entity Uni_Shift_Reg;
22 --// End of entity
23
24 --// This is an architecture of 4-bits universal shift register
25 architecture RTL of Uni_Shift_Reg is
26   signal Din, Dout, unishftreg8 : std_logic_vector(7 downto 0); -- Internal signal declaration
27   signal Clk1sec_cnt : std_logic_vector(31 downto 0);
28   signal Reset, Load, SIL, SIR, Clk1sec : std_logic;
29
30   constant PERIOD : integer := 6250000;
31
32 begin
33
34     Reset <= BUTTON(0);
35     Load <= BUTTON(2);
36     SIL <= SW(9);
37     SIR <= SW(8);
38     Din <= SW(7 downto 0);
39     LEDG(7 downto 0) <= Dout;
40
41     process(CLOCK, Reset)
42     begin
43         if Reset = '0' then
44             Clk1sec_cnt <= (others => '0');
45             Clk1sec <= '0';
46         elsif rising_edge(CLOCK) then
```

Test bench file

- Download the 8-bit universal shift register test bench from blackboard.

```
1  ----------------------------------------------------------------------------
2  --    Project   : Universal Shift Register Design in VHDL
3  --    File      : Uni_Shift_Reg_TB.vhd
4  --    Authors   : Alistair A. McEwan and Irfan Mir
5  --    Company   : University of Leicester
6  --    Date      : 30 January 2014
7  ----------------------------------------------------------------------------
8
9  library ieee;
10 USE ieee.std_logic_1164.ALL;
11 USE ieee.std_logic_unsigned.all;
12
13 -- TOP VHDL Test Bench file for testing a 8-bit Universal Shift Register
14 entity Uni_Shift_Reg_TB IS
15 end Uni_Shift_Reg_TB;
16
17 -- Architecture block of a test bench
18 architecture TB of Uni_Shift_Reg_TB is
19
20     -- Component Declaration of 8-bit Universal Shift Register --
21     Component Uni_Shift_Reg
22     port(
23         CLOCK    : in    std_logic;
24         BUTTON   : in    std_logic_vector(2 downto 0);
25         SW       : in    std_logic_vector(9 downto 0);
26         LEDG     : out   std_logic_vector(9 downto 0)
27         );
28     end Component;
29
30     -- Initialize input signals --
31     signal CLOCK  :  std_logic := '0';
32     signal BUTTON   :  std_logic_vector(2 downto 0) := "111";
33     signal SW       :  std_logic_vector(9 downto 0) := (others=>'0');
34
35     --Outputs
36     signal LEDG    :  std_logic_vector(9 downto 0);
37
38     -- Local variable declarations
39     signal index :  std_logic_vector(7 downto 0) := (others=>'0');
40
41 begin
42     -- Instantiate the component --
43     Uni_Shift_Reg_inst: Uni_Shift_Reg port map
44                                                 (
45                                                 CLOCK => CLOCK,
46                                                 BUTTON => BUTTON,
```

Getting started with Quartus-II

- Start up the Altera Quartus-II software using the Quartus-II Web Edition icon on the desktop. This opens the tool and allow us to create a new project.





- **To create a new project:**
  - Select New Project Wizard on the File menu.
  - Give your project a name and location – this should be in your home drive.
  - Make sure you enter the right name in the top-level design entity.

Adding your VHDL design

- Normally, we will create our own VHDL template and write our own code.
  - (Next week we will show you how to do this)
- However this week, we will import an existing RTL design.



Choosing the board

- Project settings
  - Quartus-II is capable of building projects for many boards
  - Our is a DE0 Development board with a Cyclone-III (EP3C16F484C6) FPGA.
  - Select this option and click on Next
  - Make sure the Simulator is ModelSim-Altera and preferred language is VHDL.
  - Click on Finish



Synthesis (compiling) our code

- Click on Analysis & Synthesize under Compile Design to compile the VHDL design into netlist.



Testing our hardware

- Download the test bed from blackboard and set it up. First click on the RTL Simulation option in the Flow tab.



Testing our hardware

- Open Edit Settings in RTL Simulation option. In Settings window click on Test Benches option.



Testing our hardware

- In the Test Benches window click on New. In New Test Bench Settings write your test bench's entity name in the Test Bench Name field. In File Name field assign your test bench file. Finally click on Add and then press OK.



Testing our hardware

- We will see your test bench file in Compile Test Bench option. Click on Apply and then press OK.



Testing our hardware

- Right click on RTL Simulation option under Flow tab and then click on Start. It will start the Altera-ModelSim simulator.



Testing our hardware

- The Altera-ModelSim simulator will show the waveforms for your inputs and outputs. Check that each input combination gives the output result you expect!



Preparation for DE0 FPGA Board

- Select the Compilation option in Flow tab. Right click on Compile Design and then Start.



Preparation for DE0 FPGA Board

- Download the pinning file EG3204-DE0.qsf from Blackboard and import it into the Quartus-II project. Open the Assignments tab and click on Import Assignments. Add the EG3204-DE0.qsf file and click OK.



Finally compiling for the FPGA!

- Compile the design to update the FPGA pin connections to generate bit file (*.sof).

- The pinning (QSF) file EG3204-DE0.qsf will connect your VHDL design with FPGA board. You can see the pin assignments using Pin Planner under Assignments tab.





Load programming file

- Once this is complete, click on Program Device (Open Programmer).
- This will load a file with the extension .sof



Programmab

Testing our hardware

- Turn in your DE0 board (the big red button!) and check the Hardware Setup
- Select the USB-Blaster [USB-0] option under hardware setting.



Open Programmer tool

- Open Programmer should now tell you it has found the FPGA board.
- You can add the .sof file, if required.
- Click on Start to program the FPGA chip.



Check the results on FPGA board

- If everything has worked, lights on your board should start flashing!



CLOCK	Reset	LOAD	SIL	SIR	
x	0	x	x	x	All zeros
⎍	1	0	x	x	Load Data
⎍	1	1	0	1	Right Shift
⎍	1	1	1	0	Left Shift

Board Connections:

RESET → BUTTON(0)

LOAD → BUTTON(2)
SIL → SW(9)
SIR → SW(8)

Din(0) → SW(0)
Din(1) → SW(1)
Din(2) → SW(2)
Din(3) → SW(3)
Din(4) → SW(4)
Din(5) → SW(5)
Din(6) → SW(6)
Din(7) → SW(7)

Dout(0) → LEDG(0)
Dout(1) → LEDG(1)
Dout(2) → LEDG(2)
Dout(3) → LEDG(3)
Dout(4) → LEDG(4)
Dout(5) → LEDG(5)
Dout(6) → LEDG(6)
Dout(7) → LEDG(7)