

XIA LLC 31057 Genstar Rd. Hayward CA 94544 Phone: (510) 401-5760 FAX: (510) 401-5761

Pixie-16 Custom Firmware for ORNL

Prepared for:

Dr. Krzysztof P. Rykaczewski Physics Division Oak Ridge National Laboratory

Document:	Pixie-16 Cust	om Firmware fo	n Firmware for ORNL			
Release Date:	12/01/2011	Version:	1.0			
Contact Name:	Hui Tan	Email:	htan@xia.com			
Phone:	(510) 401 5760 x24	Fax:	(510) 401 5761			

XIA LLC

31057 Genstar Rd. Hayward, CA 94544

RE	EVISIC	ON HISTORY	
1	Bacl	kground	
		Pixie-16 Custom Firmware	
		Custom Firmware Package	
		out Data Structure	
		Output data structure for pileup event	
		Output data structure for single event (trace capture is NOT requested)	
	4.3	Output data structure for single event (trace capture is requested)	

REVISION HISTORY

12/01/2011:

Initial release.

1 Background

Dr. Krzysztof Rykaczewski at the Oak Ridge National Laboratory has purchased a custom firmware for a Pixie-16 data acquisition system. This firmware will be used for measuring positions in position sensitive single strip detectors during Super Heavy Experiments (SHE). The details of the custom firmware request are listed below:

For each pair of Pixie-16 inputs channel(n) and channel(n+1), a virtual channel(n') will be generated by summing ADC outputs of channel(n) and channel(n+1) to trigger data recording in channel(n) and channel(n+1) as well as the virtual channel itself. The virtual channel will have the pileup inspector activated and traces for channel(n) and channel(n+1) will be stored for all signals when pileup is detected in the virtual channel. This is essential to determine the positions of implantation and decay signal. Halting FIFOs in both channels n and n+1 should occur in the same time on condition of the trigger from virtual channel. For non-pileup signals, we will be collecting just energies and times plus the partial sums, in expectation, that from the partial sums we can determine the positions. We should preserve the "dead time" free operation, so after each pileup, we need to be able to detect normal signals instantaneously.

2 The Pixie-16 Custom Firmware

The operation of this Pixie-16 Rev-D ORNL SHE custom firmware is controlled by the DSP parameter ChanCSRA. In particular, a new bit, bit 18, was introduced to control whether trace should be captured or not when a single event is detected. If this bit is set to 1, a channel will record its trace even if its corresponding sum channel detects a single event. The following table shows the ChanCSRA bits applicable to this custom firmware.

ChanCSRA (Channel Control Status Register A)

Bit	Description	Value
0	Not used	0
1	Not used	0
2	Good channel	1
3	Not used	0
4	Not used	0
5	Invert signal polarity if this bit is not set	0
6	Not used	0
7	Not used	0
8	Capture trace	Always set to 1 in the firmware
9	Capture QDC sums	Always set to 1 in the firmware
10	Enable CFD trigger	0
11	Not used	0
12	Not used	0
13	Not used	0
14	Switch between low and high analog gain	0
15	Not used	0
16	Not used	0
17	Not used	0
18	Enable trace capture for single event if this bit is set to 1	0
19:31	Reserved	0

The trigger or energy filter parameters for the sum channel are the same as the channel(n) within a channel(n) and channel(n+1) group, for instance, in the channel 0 - 1 group of one Pixie-16 module, their sum channel will use parameters from channel 0, and in the channel 2 - 3 group, their sum channel will use parameters from channel 2, and so on.

3 The Custom Firmware Package

The custom firmware package is contained in file *revd_ornl_she_firmware_12012011.zip*. It consists of the following folders and files:

\firmware\fippixie16_revd_ornl_she_r21208.bin (Rev-D SHE variant FiPPI file)

\firmware\ syspixie16_revdgeneral_r20408.bin (latest Rev-D standard System FPGA file)

\dsp\Pixie16DSP_revd_ornl_she_r21201.ldr (Rev-D SHE variant DSP files)

\dsp\Pixie16DSP_revd_ornl_she_r21201.var

\dsp\Pixie16DSP_revd_ornl_she_r21201.lst

These custom firmware files can be used with the standard Pixie-16 Clib code, i.e. no special Clib code is required.

Please NOTE: these custom firmware files only support **list mode runs**. Please use standard Pixie-16 firmware files for MCA histogram runs.

4 Output Data Structure

Output data structure for the Pixie-16 ORNL SHE custom firmware system can be described as follows. Each event consists of data from the sum channel and the group of two neighboring channels. The sum channel outputs timestamp and energy (from the summed trace of two neighboring channels). For the group of two channels, there are three possible data outputs:

- 1) When <u>pileup</u> is detected in the sum channel, each channel will record timestamp, which is latched by the trigger in the sum channel, and trace, which is also recorded upon the detection of sum channel trigger;
- 2) When pileup is not detected in the sum channel, i.e. <u>single event</u>, each channel will record timestamp, which is latched by the trigger in the sum channel, and eight QDC sums;
- 3) When pileup is not detected in the sum channel, i.e. <u>single event</u>, but trace is also requested to be recorded (e.g. for diagnostic purpose), each channel will record timestamp, which is latched by the trigger in the sum channel, eight QDC sums, and trace.

The output data structure starts with data from the sum channel, which is followed by data from the 2-channel group. Please NOTE: the sum channel uses the same Chan #, SlotID, and CrateID as the first channel of each 2-channel group, i.e. for the channel 0 - 1 group of one Pixie-16 module, their sum channel will use Chan# = 0 as its identifier, and for the channel 2 - 3 group, their sum channel will use Chan# = 2 as its identifier, and so on.

4.1 Output data structure for pileup event

The following table shows the output data structure when pileup is detected in the sum channel.

mber; bits [7:4] s [11:8] – PXI 6:12] – header vent length; bit f range flag (0 – ge); bit [31] – event; 1 – pileup it of the 48-bit of the signal hed by either the D trigger in the e (upper 16-bit e); Bits [31:16] –
6:12] – header vent length; bit frange flag (0 – ge); bit [31] – event; 1 – pileup it of the 48-bit vente signal ned by either the D trigger in the e (upper 16-bit p); Bits [31:16] –
the signal ned by either the D trigger in the e (upper 16-bit p); Bits [31:16] –
ned by either the D trigger in the e (upper 16-bit e); Bits [31:16] –
); Bits [31:16] –
55536 (0 if CFD
the summed
ot used (value
mber; bits [7:4]
[11:8] – PXI 6:12] – header vent length; bit f range flag (0 – ge); bit [31] – event; 1 – pileup
it of the 48-bit
the signal ned by either the D trigger in the
e (upper 16-bit
); Bits [31:16] –)
value set to 0);
f recorded trace d)
)
t0 and #1
,

		[31]	[30]	[29:17]	[16:12]	[11:8]	[7:4]	[3:0]	Bits [3:0] – channel number; bits [7:4]
	N	Pileup Flag	Out-of- range Flag	Event Length	Header Length	CrateID	SlotID	Chan#	- PXI slot number; bits [11:8] - PXI chassis number; bits [16:12] - header length; bits [29:17] - event length; bit [30] - ADC trace out of range flag (0 - in range; 1 - out of range); bit [31] - pileup flag (0 - single event; 1 - pileup event)
					[31:0]				Event time (lower 32-bit of the 48-bit
Channel (n+1)	N+1			EVTT	IME_LO		timestamp) recorded by the signal processing FPGA (latched by either the local fast trigger or CFD trigger in the sum channel)		
har			[31:10	6]			Bits [15:0] – event time (upper 16-bit		
	N+2	No	ot used (s	et to 0)	Е	:0]	of the 48-bit timestamp); Bits [31:16] – not used (value set to 0)		
			[31:10	6]			Bits [15:0] – not used (value set to 0);		
	N+3		Trace Le	ength		Not used (set to 0)			Bits [31:15] – length of recorded trace (0 if no trace is recorded)
	N+4	[31:28	3]	[27:16]	[15:1		[11:0]		Packing of ADC Data #0 and #1
		Not us	ed AD	C Data #1	Not u	sed A	DC Data	ı #0	Tuesday of the Common and the
	N+5	[31:28		[27:16]	[15:1		[11:0]		Packing of ADC Data #2 and #3
		Not us	ed AD	C Data #3	Not u	Not used ADC Data #2			
	•••				•••				Packing of ADC Data

4.2 Output data structure for single event (trace capture is NOT requested)

The following table shows the output data structure when single event is detected in the sum channel and trace capture is not requested.

	dex	Data							Description
		[31]	[30]	[29:17]	[16:12]	[11:8]	[7:4]	[3:0]	Bits [3:0] – channel number; bits [7:4]
	0	Pileup Flag	Out-of- range Flag	Event Length	Header Length	CrateID	SlotID	Chan#	- PXI slot number; bits [11:8] - PXI chassis number; bits [16:12] - header length; bits [29:17] - event length; bit [30] - ADC trace out of range flag (0 - in range; 1 - out of range); bit [31] - pileup flag (0 - single event; 1 - pileup event)
nnel					[31:0]				Event time (lower 32-bit of the 48-bit
Sum Channel	1			EVTT	IME_LO	timestamp) recorded by the signal processing FPGA (latched by either the local fast trigger or CFD trigger in the sum channel)			
			[31:1	6]		[15	5:0]		Bits [15:0] – event time (upper 16-bit
	2	CFI	D Fractio	nal Time	I	EVTTIMI	E_HI[15	:0]	of the 48-bit timestamp); Bits [31:16] – CFD fractional time × 65536 (0 if CFD trigger is not enabled)
	3		[31:1	[5]		Bits [14:0] – energy of the summed			
		N	Vot used ((set to 0)		En	ergy		signal; Bits [31:15] – not used (value set to 0)
		[31]	[30]	[29:17]	[16:12]	[11:8]	[7:4]	[3:0]	Bits [3:0] – channel number; bits [7:4]
	4	Pileup Flag	Out-of- range Flag	Event Length	Header Length	CrateID	SlotID	Chan#	- PXI slot number; bits [11:8] - PXI chassis number; bits [16:12] - header length; bits [29:17] - event length; bit [30] - ADC trace out of range flag (0 - in range; 1 - out of range); bit [31] - pileup flag (0 - single event; 1 - pileup event)
el (n)					[31:0]				Event time (lower 32-bit of the 48-bit
Channel	5			EVTT	IME_LO		timestamp) recorded by the signal processing FPGA (latched by either the local fast trigger or CFD trigger in the sum channel)		
	6		[31:10	6]		[15	5:0]		Bits [15:0] – event time (upper 16-bit
	6	Not used (set to 0) EVTTIME_HI[15:0]							of the 48-bit timestamp); Bits [31:16] – not used (value set to 0)
	7		[31:10	6]		[15	5:0]		Bits [15:0] – not used (value set to 0);
	/		Trace Le	ength		Not used	(set to ())	Bits [31:15] – length of recorded trace (0 if no trace is recorded)
	8	QDC sum #0 [31:0]							8 QDC sums

	9			QD	C sum #1				
	10			QD					
	11 QDC sum #3 [31:0]								
	12			QD	C sum #4	[31:0]			
	13			QD	C sum #5	[31:0]			
	14			QD	C sum #6	[31:0]			
	15		·	QD	C sum #7	[31:0]	F	<u>-</u>	
		[31]	[30]	[29:17]	[16:12]	[11:8]	[7:4]	[3:0]	Bits [3:0] – channel number; bits [7:4]
	16	Pileup Flag	Out-of- range Flag	Event Length	Header Length	CrateID	SlotID	Chan#	- PXI slot number; bits [11:8] - PXI chassis number; bits [16:12] - header length; bits [29:17] - event length; bit [30] - ADC trace out of range flag (0 - in range; 1 - out of range); bit [31] - pileup flag (0 - single event; 1 - pileup event)
	17				[31:0]		Event time (lower 32-bit of the 48-bit		
1)				EVTT	IME_LO		timestamp) recorded by the signal processing FPGA (latched by either the local fast trigger or CFD trigger in the sum channel)		
tu)			[31:10	6]		[15	5:0]		Bits [15:0] – event time (upper 16-bit
Channel (n+1)	18	Not used (set to 0) EVTTIME_HI[15:0]						:0]	of the 48-bit timestamp); Bits [31:16] – not used (value set to 0)
Ch	10		[31:10	6]		[15	5:0]		Bits [15:0] – not used (value set to 0);
	19		Trace Le	ength		Bits [31:15] – length of recorded trace (0 if no trace is recorded)			
	20			QD	C sum #0	[31:0]			,
	21				C sum #1				
	22			QD	C sum #2	[31:0]			
	23	QDC sum #3 [31:0]							8 QDC sums
	24	QDC sum #4 [31:0]							5 42 5 5 min
	25			QD	C sum #5	[31:0]			
	26			QD	C sum #6	[31:0]			
	27			QD	C sum #7	[31:0]			

4.3 Output data structure for single event (trace capture is requested)

The following table shows the output data structure when single event is detected in the sum channel and trace capture is requested.

	dex	una tra	ec captu	re 1s requ	Data	Description			
1110	uex					•			
	0	Pileup Flag	Out-of- range Flag	Event Length	Header Length	[11:8] CrateID	[7:4] SlotID	[3:0] Chan#	Bits [3:0] – channel number; bits [7:4] – PXI slot number; bits [11:8] – PXI chassis number; bits [16:12] – header length; bits [29:17] – event length; bit [30] – ADC trace out of range flag (0 – in range; 1 – out of range); bit [31] – pileup flag (0 – single event; 1 – pileup event)
nnel					[31:0]				Event time (lower 32-bit of the 48-bit
Sum Channel	1			EVTT	ME_LO		timestamp) recorded by the signal processing FPGA (latched by either the local fast trigger or CFD trigger in the sum channel)		
			[31:1	6]		[15	5:0]		Bits [15:0] – event time (upper 16-bit
	2	CFI	D Fractio	nal Time]	EVTTIMI	E_HI[15	:0]	of the 48-bit timestamp); Bits [31:16] – CFD fractional time × 65536 (0 if CFD trigger is not enabled)
	3		[31:1	.5]		[1	4:0]		Bits [14:0] – energy of the summed
		N	lot used (set to 0)		En	ergy	_	signal; Bits [31:15] – not used (value set to 0)
		[31]	[30]	[29:17]	[16:12]	[11:8]	[7:4]	[3:0]	Bits [3:0] – channel number; bits [7:4]
	4	Pileup Flag	Out-of- range Flag	Event Length	Header Length	CrateID	SlotID	Chan#	- PXI slot number; bits [11:8] - PXI chassis number; bits [16:12] - header length; bits [29:17] - event length; bit [30] - ADC trace out of range flag (0 - in range; 1 - out of range); bit [31] - pileup flag (0 - single event; 1 - pileup event)
(n)					[31:0]				Event time (lower 32-bit of the 48-bit
Channel	5			EVTT	ME_LO		timestamp) recorded by the signal processing FPGA (latched by either the local fast trigger or CFD trigger in the sum channel)		
	([31:10	6]		[15	5:0]		Bits [15:0] – event time (upper 16-bit
	6	No	ot used (s	et to 0)	I	EVTTIME	E_HI[15	:0]	of the 48-bit timestamp); Bits [31:16] – not used (value set to 0)
	7		[31:10	6]		[15	5:0]		Bits [15:0] – not used (value set to 0);
			Trace Le	ngth		Not used	(set to ())	Bits [31:15] – length of recorded trace (0 if no trace is recorded)
	8			QDe	C sum #0		8 QDC sums		

	9			ODO	7				
	10				C sum #1				
					C sum #2				
	11			QDO	C sum #3				
	12			QDC	C sum #4	[31:0]			
	13			QDO	C sum #5	[31:0]			
	14			QDC	C sum #6	[31:0]			
	15			QDO	C sum #7	[31:0]			
	16	[31:28]		[27:16]	[15:1		[11:0]		Packing of ADC Data #0 and #1
		Not use		C Data #1	Not u		DC Data	ı #0	
	17	[31:28] Not use		[27:16] OC Data #3	[15:1 Not u		[11:0] DC Data	. #2	Packing of ADC Data #2 and #3
		Not use	u AD	C Data #3	Not u	seu A	DC Data	l #∠	Packing of ADC Data
	•••								-
		[31]	[30]	[29:17]	[16:12]	[11:8]	[7:4]	[3:0]	Bits [3:0] – channel number; bits [7:4] – PXI slot number; bits [11:8] – PXI
	N	Pileup Flag	Out-of- range Flag		Header Length	CrateID	SlotID	Chan#	chassis number; bits [16:12] – header length; bits [29:17] – event length; bit [30] – ADC trace out of range flag (0 – in range; 1 – out of range); bit [31] – pileup flag (0 – single event; 1 – pileup event)
					[31:0]	Event time (lower 32-bit of the 48-bit			
	N+1			EVTTI	ME_LO	[31:0]			timestamp) recorded by the signal processing FPGA (latched by either the local fast trigger or CFD trigger in the sum channel)
<u>-1</u>			[31:10	6]		[15	5:0]		Bits [15:0] – event time (upper 16-bit
Channel (n+1)	N+2	Not used (set to 0) EVTTIME_HI[15:0]						:0]	of the 48-bit timestamp); Bits [31:16] – not used (value set to 0)
anr			[31:10	6]		[15	5:0]		Bits [15:0] – not used (value set to 0);
C _P	N+3	-	Гrace Le	ength		Not used	(set to 0))	Bits [31:15] – length of recorded trace (0 if no trace is recorded)
	N+4			QDC	C sum #0	[31:0]			
	N+5			QDC	C sum #1	[31:0]			
	N+6			QDO	C sum #2	[31:0]			
	N+7			QDC	C sum #3		9 ODC sums		
	N+8				C sum #4		8 QDC sums		
	N+9				C sum #5				
	N+10				C sum #6				
	N+11				C sum #7				
	N+12	[31:28]		[27:16]	[15:1		[11:0]		Packing of ADC Data #0 and #1
	1112	Not use		C Data #1	Not u	sed A	DC Data	ı #0	Tucking of ADC Data no and mi

N+13	[31:28]	[27:16]	[15:12]	[11:0]	Packing of ADC Data #2 and #3
	Not used	ADC Data #3	Not used	ADC Data #2	
•••			•••	Packing of ADC Data	