OCTAL BUS SWITCH

IDT74FST3244 IDT74FST32244

FEATURES:

- · Bus switches provide zero delay paths
- Extended commercial range of -40°C to +85°C
- Low switch on-resistance
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- Available in QSOP, TSSOP, SOIC, SSOP, and PDIP
- Hot insertion capability
- · Very low power dissipation

DESCRIPTION:

The FST3244/32244 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver.


These devices connect input and output ports through an nchannel FET. When the gate-to-source junction of this FET is adequately forward-biased, the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has not insertion capability.


The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST32244 integrates terminating resistors in the device, thus eliminating the need for external 25Ω series resistors


The FST3244 and FST32244 are octal TTL-compatible bus switches. The \overline{OE} pins provide output enable control for all 8 bits. These devices are pin-compatible with and functionally similar to the FCT244T.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION



PIN DESCRIPTION

Pin Names	Description	
xOE	Output Enable Inputs (Active LOW)	
xAx	A Port Bits	
xBx	B Port Bits	

TOP VIEW

3255 tbl 01

DSC-3255/4

3255 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

FUNCTION TABLE⁽¹⁾

1 OE	2 OE	Description
Н	Н	DISCONNECT
L	Н	CONNECT 1A to 1B
Н	L	CONNECT 2A to 2B
L	L	CONNECT 1A to 1B and 2A to 2B

NOTE:

3255 tbl 02

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level

X = Don't Care

CAPACITANCE⁽¹⁾

Symbol	Parameter	Parameter Conditions ⁽²⁾		Unit
CIN	Control Input Capacitance		8	pF
CI/O	Switch Input/Output	Switch Off	13	pF
Capacitance				
3255 lnk 03				

NOTES:

- 1. Capacitance is characterized but not tested.
- 2. Ta = 25°C, f = 1MHz, VIN = 0V, VOUT = 0V

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	Maximum Continuous Channel Current	128	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc, Control and Switch terminals.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Condition Apply Unless Otherwise Specified:

Operating Conditions: $TA = -40^{\circ}C$ to $+85^{\circ}C$, $VCC = 5.0V \pm 5\%$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
ViH	Control Input HIGH Voltage	Guaranteed Logic	Guaranteed Logic HIGH Level		_	_	V
VIL	Control Input LOW Voltage	Guaranteed Logic	c LOW Level	_	_	0.8	V
Іін	Control Input HIGH Current	Vcc = Max.	VI = VCC	_	_	±1	μΑ
lıL	Control Input LOW Current		VI = GND	_	_	±1	
lozн	Current During	Vcc = Max., Vo = 0 to 5V		_	_	±1	μA
lozL	Bus Switch DISCONNECT			_	_	±1	
Vık	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
loff	Switch Power Off Leakage	VCC = 0V, VIN or VO ≤ 5.5V		_	_	±1	μΑ
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc		_	0.1	3	μΑ

3255 lnk 05

3255 lnk 04

BUS SWITCH IMPEDANCE OVER OPERATING RANGE

Following Condition Apply Unless Otherwise Specified:

Operating Conditions: TA = -40°C to +85°C, VCC = 5.0V ± 5 %

Symbol	Parameter	Test Cond	ditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Ron	Switch CONNECT Resistance	Vcc = Min., VIN = 0.0V	3xxx	_	5	7	Ω
	A to B ⁽²⁾	ION = 30mA	32xxx	17	28	40	
		Vcc = Min., VIN = 2.4V	3xxx	_	10	15	
		ION = 15mA	32xxx	20	35	48	
los	Short Circuit Current, A to B ⁽³⁾	A(B) = 0V, B(A) = VCC		100	_	_	mΑ

NOTES:

3255 tbl 06

- 1. Typical values are at Vcc = 5.0V, +25°C ambient.
- 2. The voltage drop between the indicated ports divided by the current through the switch.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current	Vcc = Max.		_	0.5	1.5	mA
	TTL Inputs HIGH	$VIN = 3.4V^{(3)}$					
ICCD	Dynamic Power Supply	Vcc = Max.	VIN = VCC	_	120	160	μΑ/
	Current ^(4,5)	Outputs Open	VIN = GND				MHz/
		1 Enable Pin Toggling					Enable
		50% Duty Cycle					
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max.	VIN = VCC	_	2.4	3.2	mA
		Outputs Open	VIN = GND				
		2 Enable Pins Toggling					
		fi = 10MHz	VIN = 3.4	_	2.9	4.7	
		50% Duty Cycle	VIN = GND				

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25¡C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. CPD = ICCD/VCC
 - CPD = Power Dissipation Capacitance
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fiN)$

Icc = Quiescent Current

 Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fi = Control Input Frequency

N = Number of Control Inputs Toggling at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Condition Apply Unless Otherwise Specified:

Operating Conditions: TA = -40°C to +85°C, $VCC = 5.0V \pm 5\%$

				32244	32244	
Symbol	Description ⁽¹⁾	Min.	Тур.	Max.		Unit
tPLH	Data Propagation Delay	_		0.25	1.25	ns
tPHL	A to B, B to A ⁽²⁾					
tPZH	Switch CONNECT Delay	1.5		6.5	5.6	ns
tPZL	xOE to A or B					
tPHZ	Switch DISCONNECT Delay	1.5		5.5	5.2	ns
tPLZ	xOE to A or B					
Qci	Charge Injection During Switch		1.5		_	рС
	DISCONNECT, xOE to A or B(3)					

1. See test circuits and waveforms.

NOTES:

 The bus switch contributes no Propagation Delay other than the RC Delay of the load interacting with the RC of the switch.


5. IQcII is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers. IQDCII is the charge injection for a multiplexer as the multiplexed port switches from one path to another. Charge injection is reduced because the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.


3255 tbl 08

3255 tbl 07

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS

PROPAGATION DELAY






SWITCH POSITION

Test	Switch		
Open Drain			
Disable Low	Closed		
Enable Low			
All Other Tests	Open		


DEFINITIONS:

- CL = Load capacitance: includes jig and probe capacitance.
- Termination resistance: should be equal to Zout of the Pulse Generator

SET-UP, HOLD AND RELEASE TIMES




CHARGE INJECTION




- 1. Select is used with multiplexers for measuring |QDCI| during multiplexer select. During all other tests Enable is used.
- 2. Used with multiplexers to measure |QDCI| only.
- 3. Charge Injection = $\Delta VouT$ CL, with Enable toggling for |QcI| or Select toggling for |QDCI|. $\Delta VOUT$ is the change in VOUT and is measured with a $10M\Omega$ probe.

ENABLE AND DISABLE TIMES



PULSE WIDTH



NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable HIGH
- 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns

ORDERING INFORMATION

