







# Tecniche di interconnessione digitali

**Massimiliano Pieraccini**






- Punto-Punto




- Bus




Le topologie ad **anello** o a **stella** si ottengono combinando più connessioni punto-punto




1 canale di informazioni






più di un canale di informazioni





**Problema:**

Se il trasmettitore trasmette un dato livello (ad esempio alto o basso) il ricevitore deve riconoscerlo



$$V_{OH} > V_{IH}$$

$$NM_H = V_{OH} - V_{IH}$$



$$V_{OL} < V_{IL}$$

$$NM_L = V_{IL} - V_{OL}$$

↑  
Margini di rumore





# Livello elettrico




$$v = V_{OH} + (V_{OL} - V_{OH})e^{-\frac{t}{\tau}}$$

$$\tau = (R_0 \parallel R_{IN})C_{IN}$$





Linea di trasmissione




$$v = v_1 \left( t - \frac{x}{c} \right) + v_2 \left( t + \frac{x}{c} \right)$$
$$i = \frac{v_1 \left( t - \frac{x}{c} \right) + v_2 \left( t + \frac{x}{c} \right)}{Z_0}$$

$$c = \frac{1}{\sqrt{LC}}$$

$$Z_0 = \sqrt{\frac{L}{C}}$$

$$Z_0 = 20 - 200 \Omega$$








## Lunghezza critica

Famiglia	Tempo di transizione (ns)	Lunghezza critica (mm)
CMOS	15	100
HCMOS	6	40
ACMOS	4	27
TTL-LS/ALS/S	3	20
TTL-AS	1.2	10
BiCMOS	0.7	5
ECL 100K	0.5	3
Logiche GaAs	0.15	1




Linea di trasmissione

$l > \lambda$



Linea di trasmissione



$$\Gamma = \frac{R_{IN} - Z_0}{R_{IN} + Z_0}$$

Linea di trasmissione

$$t_p = \frac{l}{c}$$





Diagramma di Bergeron




Diagramma di Bergeron








Diagramma di Bergeron

Transizione  $H \rightarrow L$



Diodi clamp in RX




### Terminazione adattata:

- Nessun problema di riflessioni
- Consumo (anche in condizioni statiche)

### Terminazione ad alta impedenza:



- Riflessioni
- Basso consumo (nullo in condizioni statiche)

**Problema:**


Se il ricevitore deve leggere il segnale, quando il segnale è valido e NON durante le transizioni





**Sincronizzazione**



Nota: la connessione può essere parallela ma la comunicazione seriale (protocollo seriale)





## Punto-Punto





## Punto-Punto





Skew:  $\frac{t_{K1}}{2} + \frac{t_{K2}}{2}$

Deskew al TX: inserire un ritardo tra INF e VALID



Deskew al RX: inserire un ritardo dopo il segnale di VALID prima di acquisire



Punto-Punto  
SINCRONO



## Punto-Punto ASINCRONO








## Punto-Punto


ASINCRONO



DDR: Double Data Rate






## Protocolli seriali sincroni





0 1 0 1 0 1    Massima frequenza  
0 1 0 0 0 1    Componenti a più bassa frequenza




## Bit stuffing

Ogni cinque “1” è inserito un “0”  
(Il RX è programmato per ignorare il bit dopo 5 “1” consecutivi)



## Bit scrambling


Generatore di numeri pseudo-casuali



$$\text{MLS (Maximum Length Sequence)} = 2^N - 1$$


**Nota:** la funzione logica della rete di reazione dipende dal numero di bit

## Protocolli seriali asincroni




## Protocolli seriali asincroni

Esempio: RS-232




## Codici

NRZ-L (Non Return Zero – Level)




NRZI = Non Return to Zero Invert




Cambia ogni volta che trova uno zero






## Codici

RZ (Return Zero )




## Codici

### Codici autosincronizzanti



Manchester



TX

RX


Master

Slave


- 1) Unico master
- 2) Più master (arbitraggio)



Unico master



Selezione decodificata




Selezione codificata

Nota: ogni transazione è costituita da 2 indirizzi in rapida successione e quindi la transazione nel bus dati


Transazione a burst: 2 indirizzi, incrementi

Unico master






Più master



Protocollo di arbitraggio



<b>PCI</b>	comunicazione parallela	bus
<b>Porta parallela</b>	comunicazione parallela	porta
<b>GPIO</b>	comunicazione parallela	bus
<b>VGA-DVI</b>	comunicazione parallela	porta
<b>SCSI</b>	comunicazione parallela	bus
<b>RS232</b>	comunicazione seriale	porta
<b>I2C</b>	comunicazione seriale	bus
<b>USB</b>	comunicazione seriale	bus
<b>FireWire</b>	comunicazione seriale	bus
<b>Ethernet</b>	comunicazione seriale	bus