
SCES656B-FEBRUARY 2006-REVISED AUGUST 2006

FEATURES

- Choice of Three Phase Comparators
 - Exclusive OR
 - Edge-Triggered J-K Flip-Flop
 - Edge-Triggered RS Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- Optimized Power-Supply Voltage Range From 3 V to 5.5 V
- Wide Operating Temperature Range . . . -40°C to 125°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION

The SN74LV4046A is a high-speed silicon-gate CMOS device that is pin compatible with the CD4046B and the CD74HC4046. The device is specified in compliance with JEDEC Std 7.

The SN74LV4046A is a phase-locked loop (PLL) circuit that contains a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2, and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the SN74LV4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear operational amplifier techniques.

ORDERING INFORMATION

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOP – NS	SN74LV4046ANS	741.1/40464
	SOP - NS	SN74LV4046ANSR	74LV4046A
	SOIC - D	SN74LV4046AD	1.7/40/46/4
-40°C to 125°C	SOIC - D	SN74LV4046ADR	LV4046A
	TOOOD DIA	SN74LV4046APW	110000
	TSSOP – PW	SN74LV4046APWR	LW046A
	TVSOP - DGV	SN74LV4046ADGVR	LW046A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	PCP _{OUT}	Phase comparator pulse output
2	PC1 _{OUT}	Phase comparator 1 output
3	COMPIN	Comparator input
4	VCO _{OUT}	VCO output
5	INH	Inhibit input
6	C1 _A	Capacitor C1 connection A
7	C1 _B	Capacitor C1 connection B
8	GND	Ground (0 V)
9	VCOIN	VCO input
10	DEM _{OUT}	Demodulator output
11	R ₁	Resistor R1 connection
12	R ₂	Resistor R2 connection
13	PC2 _{OUT}	Phase comparator 2 output
14	SIG _{IN}	Signal input
15	PC3 _{OUT}	Phase comparator 3 output
16	V _{CC}	Positive supply voltage

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	DC supply voltage range		-0.5	7	V
VI	Input voltage range		-0.5	V _{CC} + 0.5	V
Vo	Output voltage range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output curent	$V_O = 0$ to V_{CC}		±35	mA
I _{CC}	DC V _{CC} or ground current			±70	mA
	Package thermal impedance (2)	D package		73	
0		DGV package		120	°C/W
θ_{JA}		NS package		64	
		PW package		108	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

		1		
	PARAMETER	MIN	MAX	UNIT
T _A	Operating free-air temperature	-40	125	°C
V_{CC}	Supply voltage	3	5.5	V
V_I, V_O	DC input or output voltage	0	V_{CC}	V

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO

SCES656B-FEBRUARY 2006-REVISED AUGUST 2006

Electrical Specifications

	PARAMETER		TEST COND	TEST CONDITIONS		MIN TYP MA		MAX	UNIT			
	I ANAMEI	-I\		V _I (V)	I _O (mA)	V _{CC} (V)	IAIIIA		WAX	ONT		
vco		1			ľ							
V_{IH}	High-level input voltage	INH			-	3 to 3.6	$V_{CC} \times 0.7$			V		
	3 - 1 - 1 - 1 - 3					4.5 to 5.5	$V_{CC} \times 0.7$			-		
V_{IL}	Low-level input voltage	INH			=	3 to 5.5			$V_{CC} \times 0.3$	V		
						4.5 to 5.5			$V_{CC} \times 0.3$			
.,	High-level	1/00	CMOS	., .,	-0.05	3 to 3.6	V _{CC} - 0.1			.,		
V_{OH}	output voltage	VCO _{OUT}	TTI	V _{IL} or V _{IH}		4.5 to 5.5	V _{CC} - 0.1			V		
			TTL		-12	4.5 to 5.5 3 to 3.6	3.8		0.1			
		VCO _{OUT}	CMOS		0.05	4.5 to 5.5			0.1			
V_{OL}	Low-level	VCOOUT	TTL	V _{IL} or V _{IH}	12	4.5 to 5.5			0.55	V		
· OL	output voltage	C1A, C1B		- IL STAIR	12				0.55	1		
		(test purp			12	4.5 to 5.5			0.65			
I _I	Input leakage current	INH, VCO	IN	V _{CC} or GND		5.5			±1	μΑ		
	R1 range ⁽¹⁾					3 to 5.5	3		50	kΩ		
	R2 range ⁽¹⁾					3 to 4.5	3		50	kΩ		
	C1 consoitance range					3 to 3.6	40		No Limit	pF		
	C1 capacitance range					4.5 to 5.5	40		NO LITTIL	μr 		
	Operating voltage	VCO _{IN}		Over the range		3 to 3.6	1.1		1.9	V		
	range			for R1 for lin	earity ⁽²⁾	4.5 to 5.5	1.1		3.2			
Phase	Comparator											
V _{IH}	DC-coupled high-level		SIG _{IN} ,			3 to 3.6	$V_{CC} \times 0.7$					
VIН	input voltage		COMPIN			4.5 to 5.5	$V_{CC} \times 0.7$					
V_{IL}	DC-coupled low-level inpu		SIG _{IN} ,			3 to 3.6			$V_{CC} \times 0.3$	V		
۷IL	Do coupled low level life	out voltage	COMPIN			4.5 to 5.5			$V_{CC} \times 0.3$,		
	LPate Inval	DCD	CMOS		-0.05	3 to 5.5	V _{CC} - 0.1					
V_{OH}	High-level output voltage	PCP _{OUT} , PCN _{OUT}	Cinico	V_{IL} or V_{IH}	-6	3 to 3.6	2.48			V		
			TTL		-12	4.5 to 5.5	3.8			<u> </u>		
		505	CMOS		0.02	3 to 3.6			0.1			
V_{OL}	Low-level output voltage	PCP _{OUT} , PCN _{OUT}	CIVIOS	V_{IL} or V_{IH}	0.02	4.5 to 5.5			0.1	V		
	output voltage	- 001	TTL		4	4.5 to 5.5			0.4			
	Input leakage current		SIG _{IN} , COMP _{IN} V _{CC} or GND		3 to 3.6			±11				
l _l				ACC OL GIAD		4.5 to 5.5			±29	μΑ		
l _{OZ}	3-state off-state current		PC2 _{OUT}	V_{IL} or V_{IH}		3 to 5.5			±5	μΑ		
D.	Input resistance		SIG _{IN} ,	V _I at self-bias		3		800		kΩ		
R _I	input resistance		COMP _{IN}	point, V _I =	0.5 V	4.5		250		K22		
Demo	dulator				TI.		1			_		
<u> </u>	Decistes seems			$R_S > 300 \text{ k}\Omega$		3 to 3.6	50		300	1.0		
R _S	Resistor range			current can i		4.5 to 5.5	50		300	kΩ		
				$V_I = V_{VCOIN}$	= V _{CC/2} ,	3 to 3.6		±30		 		
V_{OFF}	Offset voltage VCO_{IN} to V_{DEM}			Values taken over R _S		4.5 to 5.5		±20		mV		
I _{CC}	Quiescent device curren			Quiescent device current		Pins 3, 5, and Pin 9 at GND, and 14 to be	14 at V _{CC} , I _I at pins 3	5.5			50	μА

⁽¹⁾ The value for R1 and R2 in parallel should exceed 2.7 k Ω . (2) The maximum operating voltage can be as high as $V_{CC} - 0.9 \text{ V}$; however, this may result in an increased offset voltage.

SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO





Switching Specifications

 $C_L = 50 \text{ pF}$, Input t_r , $t_f = 6 \text{ ns}$

PARAMETER		TEST CONDITIONS	V _{CC} (V)	MIN TYP	MAX	UNIT		
Phase Comp	parator		-	"			I	
	Dranagation dalay	SIG _{IN} , COMP _{IN} to		3 to 3.6		135	20	
t _{PLH} , t _{PHL}	Propagation delay	PC1 _{OUT}		4.5 to 5.5		50	ns	
	Dropogation dolay	SIGIN, COMP _{IN} to		3 to 3.6		300	200	
t _{PLH} , t _{PHL}	Propagation delay	PCP _{OUT}		4.5 to 5.5		60	ns	
+ +	Propagation delay	SIG _{IN} , COMP _{IN} to		3 to 3.6		200	20	
t _{PLH} , t _{PHL}	Fropagation delay	PC3 _{OUT}		4.5 to 5.5		50	ns	
t t	Output transition time			3 to 3.6		75	ns	
t _{THL} , t _{TLH}	Output transition time			4.5 to 5.5		15	113	
t _{PZH} , t _{PZL}	3-state output enable time	SIG _{IN} , COMP _{IN} to		3 to 3.6		270	ns	
ΨZH, ΨZL	o state output chable time	PC2 _{OUT}		4.5 to 5.5		54	113	
t t	3-state output disable time	SIG _{IN} , COMP _{IN} to		3 to 3.6		320	ns	
t _{PHZ} , t _{PLZ}	5-state output disable time	PC2OUT		4.5 to 5.5		65	113	
	AC-coupled input sensitivity	(P-P) at SIG _{IN} or	$V_{I(P-P)}$	3 to 3.6	11		mV	
AC-coupled input sensitivity		COMP _{IN}	v I(P-P)	4.5 to 5.5	15		1110	
VCO								
		$V_{I} = VCO_{IN} = 1/2 V_{CC}$	3 to 3.6	0.11				
$\Delta f/\Delta T$	Frequency stability with temper	$R_1 = 100 \text{ k}\Omega,$ $R_2 = \infty,$ $C_1 = 100 \text{ pF}$	4.5 to 5.5	0.11		%/°C		
			$C_1 = 50 \text{ pF},$	3 to 3.6	24			
		$R_1 = 3.5 \text{ k}\Omega,$ $R_2 = \infty$ $C_1 = 0 \text{ pF},$ $R_1 = 9.1 \text{ k}\Omega,$	4.5 to 5.5	24		MHz		
f_{MAX}	Maximum frequency		3 to 3.6	38				
			R2 = ∞	4.5 to 5.5	38			
			$C_1 = 40 \text{ pF},$ $R_1 = 3 \text{ k}\Omega,$	3 to 3.6	7 10			
	Center frequency (duty 50%)		$R_2 = \infty,$ $VCO_{IN} = V_{CC}/2$	4.5 to 5.5	12 17		MHz	
			$C_1 = 100 \text{ pF},$	3 to 3.6	0.4		%	
ΔfVCO	Frequency linearity		$R_1 = 100 \text{ k}\Omega,$ $R_2 = \infty$	4.5 to 5.5	0.4			
		$C_1 = 1 \text{ nF},$	3 to 3.6	400				
Offset frequency		$R_2 = 220 \text{ k}\Omega$	4.5 to 5.5	400		kHz		
Demodulator	r						1	
			C ₁ = 100 pF,	3	8			
V _{OUT} vs f _{IN}			$C_2 = 100 \text{ pF},$ $R_1 = 100 \text{ k}\Omega,$ $R_2 = \infty,$	4.5	330		mV/kHz	
			$R_3 = 100 \text{ k}\Omega$					



0

APPLICATION INFORMATION

AVERAGE OUTPUT VOLTAGE VS INPUT PHASE DIFFERENCE VCC VDEMOUT (AV) 1/2 VCC

Figure 1. Phase Comparator 1: $V_{\text{DEMOUT}} = V_{\text{PC1OUT}} = (V_{\text{CC}}/\pi) \text{ (SIG}_{\text{IN}} - \text{COMP}_{\text{IN}}); \\ \text{DEMOUT} = (\text{SIG}_{\text{IN}} - \text{COMP}_{\text{IN}})$

90°

PDEMOUT

180°




Figure 3. Typical Waveforms for PLL Using Phase Comparator 1, Loop Locked at fo




Figure 5. Phase Comparator 3: $V_{\text{DEMOUT}} = V_{\text{PC3OUT}} = (V_{\text{CC}}/2\pi) \text{ (SIG}_{\text{IN}} - \text{COMP}_{\text{IN}}); \\ \text{DEMOUT} = (\text{SIG}_{\text{IN}} - \text{COMP}_{\text{IN}})$

AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE




Figure 2. Phase Comparator 2: $V_{\mathsf{DEMOUT}} = V_{\mathsf{PC2OUT}} = (V_{\mathsf{CC}}/4) \; (\mathsf{SIG}_{\mathsf{IN}} - \mathsf{COMP}_{\mathsf{IN}}); \\ \mathsf{DEMOUT} = (\mathsf{SIG}_{\mathsf{IN}} - \mathsf{COMP}_{\mathsf{IN}})$




Figure 4. Typical Waveforms for PLL Using Phase Comparator 2, Loop Locked at fo





Figure 6. Typical Waveforms for PLL Using Phase Comparator 3, Loop Locked at fo



APPLICATION INFORMATION (continued)






Figure 7. Input-to-Output Propagation Delays and Output Transition Times

Figure 8. 3-State Enable and Disable Times for PC2_{OUT}

$C_{PD}^{(1)}$

CHIP SECTION	C _{PD}	UNIT
Comparator 1	120	, F
VCO	120	pF

 $\begin{array}{lll} \text{(1)} & \text{R1 between 3 k}\Omega \text{ and 50 k}\Omega \\ & \text{R2 between 3 k}\Omega \text{ and 50 k}\Omega \\ & \text{R1 + R2 parallel value} > 2.7 \text{ k}\Omega \\ & \text{C1 > 40 pF} \end{array}$





com 1-Jan-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV4046AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LV4046ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LV4046ANS	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV4046APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated