

Implementing a Bidirectional, Half-Duplex FSK RF Link With TRF6900 and MSP430

Peter Spevak MSLP – MSP430

ABSTRACT

The advantage of radio frequency (RF) over infrared (IR) links for communication and data transfer is that with RF a successful communication can be set up even when the participants are out of sight. This application report uses the MSP-EVKTRF6900 (Demo 1.16) evaluation kit (EVK) to show how easy it is to implement an RF link, and it shows how the setup is made code-efficient by using the MSP430 microcontroller. Implementation is discussed principally from the standpoint of the microcontroller; however, RF-related issues are also treated. The code and logic flowcharts for the TRF6900 Demo 1.16 RF link are included.

Contents

1	Introduction			
2	Description of the TRF6900			
	•	o 1.11		
	2.2 Dem	o 1.16	5	
3	Specification of RF and RS232 Protocols			
	•	32 Protocol		
	3.2 RF p	rotocol	7	
	3.2.1	Training Sequence		
	3.2.2	Start Bit		
	3.2.3	Data Package	10	
4	Implemen	tation of RF Reception		
	•	ramming the TRF6900		
	4.1.1	Frequency Settings for the Implemented RF Link		
	4.1.2			
	4.2 Dete	ction of the Training Sequence		
		ction of the Start Bit		
		ding the Data Package		
		erating the Time Grid for Scanning the Data Package		
5		tation of RF Transmission		
		erating the Training Sequence		
		eration of the Start Bit		
		ling the Data Package		
6		for the RF Link		
7		cription		
Ref	erence	27		
Appendix A.			28	
	oendix B.	Initialization		
Appendix C.				
		. • –	_	



Appendix D.	send_RF	
Appendix E.	receive_RF	
Appendix F.	rs232_send	47
Appendix G.	I ² C Routines	49
Appendix H.	checksum_s	
Appendix I.	checksum_r	5
Appendix J.	check_checksum_s	
Appendix K.	check_checksum_r	58
Appendix L.	Wait Loops	
Appendix M.	TA_INT — Timer_A Interrupt Routine	61
Appendix N.	CC1_INT — Capture Compare 1 Interrupt Routine	62
Appendix O.	CC2_INT — Capture Compare 2 Interrupt Routine	
Appendix P.	WDT_INT — Watchdog Timer Interrupt Routine	
Appendix Q.	Interrupt Vector Table	
Appendix R.	Header File	
• •		
	Figures	
	Figures	_
	ases of Data Transmission Using TRF6900 Demo 1.11	5
	ases of Data Transmission for TRF6900 Demo 1.16	
	232 Protocol	
	protocol	
	tomatic Frequency Control Loop	
	aining Sequence	
	ta Package—Sending 32 Bytes of Data	
	ta Package for Sending Acknowledge	
	F6900—Serial Interface	
Figure 10.	Programming the TRF6900 (Word A)—MSP-EVKTRF6900	13
	Output Signal of Power Amplifier—Dependant on TXDATA Signal	
	Validity of Control Bits in the C- and D-Word Registers	
	Comparison of NRZ and Biphase-Encoded Baseband Signals	
	C-Word Settings Programmed by <i>program_send_FSK</i>	
	C-Word Settings Programmed by program_receive_FSK_hold	
	D-Word Settings Programmed by program_receive_FSK_learn	
	Scanning RXDATA—Timer_A/CCR Interrupts	
	Jitter of the RXDATA Signal—RXDATA Compared With TXDATA	
	Flowchart for Detection of the Training Sequence, CCR2_INT	
	Scanning the Data Package	
	Generation of the Training Sequence—Baseband	
•	Generation of the Data Package—Baseband	
•	nterface TRF6900—MSP430	
	_ogic Diagram for <i>main</i>	
	_ogic Diagram for <i>initialization</i>	
	_ogic Diagram for <i>program_DDSO_receive_learn</i>	
	_ogic Diagram for <i>program_TRF6900</i>	
	_ogic Diagram for send_RF	
	_ogic Diagram for receive_RF	
	_ogic Diagram for <i>checksum_s</i>	
	_ogic Diagram for <i>checksum_r.</i>	
Figure J-1. L	ogic Diagram for check checksum s	56



Figure K-1	Logic Diagram for check_checksum_r	
	Logic Diagram for <i>TA_INT</i>	
Figure N-1		
Figure O-1		
	Tables	
Table 1.	Contents of C-Word Register	17
	D-Word Settings	



1 Introduction

TI's new single-chip RF transceiver, TRF6900, is intended for linear (FM) and digital (FSK) modulated applications in the new 868-MHz European and 915-MHz North American ISM bands for wireless communication data transfer. The TRF6900 is available in a 48-lead TQFP package and is designed as a fully-functional multichannel FM transceiver. The single chip operates down to 2.2 V, and is specifically designed for low power consumption. The synthesizer has typical channel spacing of approximately 230 Hz to accommodate both narrow- and wide-band applications. Because of the high frequency resolution of the direct digital synthesizer (DDS), the DDS can be used to fine tune the TX/RX frequency and allows the use of inexpensive reference crystals.

Two fully-programmable operation modes, Mode0 and Mode1, allow extremely fast switching between two preprogrammed settings, e.g., receive/transmit (RX/TX), TX_frequency_0/TX_frequency_1, and RX_frequency_0/RX_frequency_1 without having to reprogram the device. Each functional block of the transceiver can be enabled or disabled via the serial interface.

The TRF6900 needs only a few passive components to build up a complete working application on the RF side. The application needs a microcontroller to drive the transceiver via its serial interface—the MSP430 family of ultralow-power microcontrollers from TI fits the needs of such an RF link.

This report describes an example application that was set up on the MSP-EVKTRF6900. It gives all the information needed for adapting the RF design to specific needs, including the complete documentation of the MSP430 driven application and the source code with flowcharts.



2 Description of the TRF6900

There are two versions of the TRF6900 RF link, namely, Demo 1.11 and Demo 1.16.

2.1 Demo 1.11

This section provides a short description of the RF link used to implement the TRF6900 Demo 1.11. This was the predecessor of TRF6900 Demo 1.16 and was the first version of the RF link to be implemented on the MSP-EVKTRF6900. It was a very simple bidirectional RF link, without any acknowledge capability. Figure 1 shows the phases during the transmission of a data package using this RF link.




Figure 1. Phases of Data Transmission Using TRF6900 Demo 1.11


Figure 1 shows that the transmitting EVK is not acknowledged by the receiving EVK. Both EVKs, i.e., both ends of the RF link, are able to send and receive data. The EVKs run in the system mode and, by default, both are in the receive mode. As soon as an EVK receives a data package from the RS232 port, it switches to transmit mode and broadcasts the data package via RF. Any other EVK, provided it is in receive mode and is within range of the transmitting EVK, receives the data without sending an acknowledge. This is why such a link can be called a broadcasting system.

2.2 Demo 1.16

Figure 2 shows the different phases of communication flow implemented in the TRF6900 Demo 1.16.

The main difference from Version 1.11 is acknowledgement of the received data. Referring to Figure 2, in phase 2 the receiving EVK calculates a checksum of the whole data package. In Phase 3 the EVK transmits the data package (including the checksum) via RF. In Phase 4, the checksum of the received data package is recalculated by the receiving EVK and compared with the checksum received from the sending EVK. Phases 5 and later (marked with an asterisk in Figure 2) occur only when there is equality of the checksums. In that case, the receiving EVK sends an acknowledge to the sending EVK, and transmits the received data package to the connected PC.





3 Specification of RF and RS232 Protocols

3.1 RS232 Protocol


The data format used for the RS232 communication is as follows:

Data rate: 19.2 kbps Resulting bit length: 52.08 µs

Data package: 32 bytes, a 1 start bit, 8 data bits and 1 stop bit

Figure 2. Phases of Data Transmission for TRF6900 Demo 1.16

The signal on the TX-line of the MSP430 microcontroller (RS232 line) is shown in Figure 3. As the RS232 signal is inverted, the TX-line is low by default (microcontroller pin is high). The start bit is a high pulse, $52.08 \mu s$ long. Then the first data bit is sent, beginning with the LSB. After the package of 8 data bits, the stop bit arrives, generating a low pulse on the RS232 line and a high pulse on the MSP430 pin.






Figure 3. RS232 Protocol

3.2 RF protocol

Since the release of Revision A of MSP-EVKTRF6900, the code for the RF link has been improved, and the format of the RF protocol has changed slightly. Unless otherwise stated, this document always refers to the October 2000 version, released October 2000. The numerical values in the brackets refer to the format used in Revision A. The data format used for the RF communication is as follows:

Data rate: 38.4 kbps Resulting bit length: 26.04 µs

Data package: Training sequence 1ms (5ms), one Start Bit, 32 + 2 Byte (32

Bytes)

Acknowledge: Training sequence 1ms, Start Bit, 2 Bytes - Checksum of the

received data, (the Revision A firmware does not implement

any Acknowledge)

Coding: NRZ (Non return-to-zero)

Figure 4 shows the RF protocol of the implemented RF link. The whole sequence of the RF protocol consists of three parts: the training sequence, the start bit, and the data package that includes 32 bytes of data. These three parts are discussed in the following sections.






Figure 4. RF protocol

3.2.1 Training Sequence

Besides the ability to receive return-to-zero coded signals, the TRF6900 transceiver features the availability to receive of non-return-to-zero (NRZ) coded signals. This doubles the maximum achievable data transmission rate, compared with biphase or Manchester coding. Refer to section 3.2.3 for a detailed explanation.

This feature is supported by the data slicer, the external sample-and-hold capacitor, and the automatic frequency control (AFC) loop. The AFC loop shown in Figure 5 charges the sample-and-hold capacitor to the dc value of the received signal. The capacitor is charged up during reception in *learn-mode*. This happens during reception of the training sequence. The training sequence is a square wave signal of equal high and low pulses. The voltage across the sample-and-hold capacitor is charged up to the dc value of the received and demodulated signal. After a long enough period to achieve good accuracy of this reference voltage value, the TRF6900 is switched from reception in *learn-mode*, to the reception in *hold-mode*. In the hold mode, the voltage across the sample-and-hold capacitor is maintained. The maximum hold time of the TRF6900 is determined by the values of the internal and external parasitic resistances, (which determine the discharge current), and the value of the sample and hold capacitor. Typically, the maximum hold time is several seconds. This makes the reception of a signal with many successive ones or zeros possible.

In summary, the training sequence has two purposes: The first is to enable the receiver to adapt to the transmitted signal, charge up the sample-and-hold capacitor to the dc value of the signal, and thereby enable reception of NRZ-coded signals. The second is to enable the receiver to distinguish between noise (or invalid signals in the scanned frequency band) and valid data.



Achieving these purposes allows the minimum length of the training sequence to be calculated. The following factors must be considered: run-in-time of the receiver, e.g., from standby to receive modes (typically 600 µs), the time during which the microcontroller on the receiver side needs to recognize the training sequence, and some overhead to minimize the number of training sequences that are unrecognized because of timing problems. The training sequence of the Revision A of MSP-EVKTRF6900 was about 4 ms duration. The code for the MSP430P112 and MSP430F1121, written for the RF link of the TRF6900 Demo 1.16, has been gradually improved, so that the currently available code uses a training sequence of less than 1 ms duration, resulting in even better performance.




Figure 5. Automatic Frequency Control Loop

Figure 6 shows the signal of the training sequence used for the implemented RF link on the MSP-EVKTRF6900. As mentioned before, the training sequence on the Revision B EVK is below 1ms long. During this time the receiver has to detect and recognize the signal. The AFC circuit has to adapt to the signal of the sender. After recognition of the training sequence, the TRF6900 has to be switched from reception in *learn-mode* to reception in *hold-mode*, to enable the TRF6900 to receive NRZ code.




Figure 6. Training Sequence



3.2.2 Start Bit

The start bit is shown Figures 4 and 6. The purpose of the start bit is to enable the reception of the data package by marking the beginning of the actual data package, and to synchronize the receiver. The length of the start bit can be within a wide range, but it must enable a distinction to be made easily between the pulses of the training sequence and the pulse of the start bit. In the case of the EVK, the pulse width was set to three times the pulse length of the training sequence, giving a start bit of 78.12 µs duration.

3.2.3 Data Package

The data package is that part of the RF protocol that contains the actual data to be transmitted. The Revision-A EVK transmits only 20-byte data packages. The code listings and associated flowcharts can be found in Appendices A to R.

The October 2000 code release implements a data link for transmitting 32 data bytes, as well as for transmitting two additional bytes containing the checksum for these 32 data bytes. For data transmission, the first two transmitted bytes are the checksum of the transmitted data package as calculated by the sender, followed by the 32 bytes of actual data. These 34 bytes in the data package are not separated by start or stop bits. Transmission of a single byte always begins with the most significant bit (MSB) of the transmitted byte.

Figure 7 shows the shape of the data package when sending 32 data bytes, and Figure 8 shows the shape when of sending the acknowledge for the received data package.




Figure 7. Data Package—Sending 32 Bytes of Data






Figure 8. Data Package for Sending Acknowledge

4 Implementation of RF Reception

This section discusses how the RF signal is received, by describing (i) the TRF6900 settings that must be programmed by the microcontroller to enable reception, (ii) the code by means of flowcharts, (iii) detection and recognition of the training sequence, and (iv) actual data reception and the sending of the acknowledge. The firmware described here is the October 2000 release. The code and flowcharts of the Revision-B EVK are contained in Appendices A to R and can be compared with the improved version described in this section.

4.1 Programming the TRF6900

The TRF6900 features two pre-programmable modes that can be freely preprogrammed through the serial interface of the TRF6900 for transmission or reception. A block diagram of the serial interface is shown in Figure 9.






Figure 9. TRF6900—Serial Interface

The TRF6900 has four registers: A-Latch and D-Latch are for Mode 0 while B-latch and C-latch are for Mode 1. A-latch and B-latch are 22 bits wide and are used to program the settings of the direct digital synthesizer (DDS) in the respective modes. The two MSBs of the 24-bit wide shift register are used for addressing the latches.

The C-latch and D-latch contain the settings for control of the TRF6900, and the settings for all the modules of the TRF6900 must be done here. These two latches are 21 bits wide and, in this case, the three MSBs are used for addressing the latches.

The settings for these four latches are programmed via the unidirectional serial bus, consisting of DATA, CLOCK and STROBE signals. With every rising edge of the clock signal, the applied value at the data line is moved into the shift register. Program execution starts with the MSB. The content of the shift register is pushed into the addressed latches with the rising edge at the strobe line. At this instant, the DATA and CLOCK signals should be low. Figure 10 shows an oscilloscope trace of program execution on the EVK. For technical data on the timings during the programming, see *TRF6900 Single-Chip RF Transceiver*, Literature Number SLAS213d [1].






Figure 10. Programming the TRF6900 (Word A)—MSP-EVKTRF6900

There are five different settings that are used for programming the modes of the TRF6900 to implement the RF link with the EVK. The routines and settings are explained in following sections.

4.1.1 Frequency Settings for the Implemented RF Link

The first two routines are used for the two different frequency settings for the TRF6900. One is needed for the send-mode (Mode 1), and the other is for the receive-mode (Mode 0). As already mentioned, the RF link implemented on the EVK is set up at a center frequency of 869.83 MHz with frequency shift keying (FSK). FSK means that the information in the transmitted data is encoded by using two different frequencies. These two frequencies differ from each other by the selected deviation which, in the case of the EVK, is set to 60 kHz. This is demonstrated in Figure 11.

Signal at Power Amplifier Output Dependant on TXDATA




Figure 11. Output Signal of Power Amplifier—Dependant on TXDATA Signal

The frequency of the output signal from the power amplifier (PA) toggles between the two values, depending on the TXDATA signal. As long as TXDATA is low, the PA output frequency corresponds with the DDS settings for the send mode (Mode 1 / DDS 1 / 869.83 MHz). As soon as logic 1 is applied to the TXDATA input of the TRF6900, the frequency rises to the value equal to DDS 1 plus the value programmed into the deviation bits in the D-word. For the EVK, this corresponds to a value of 869.89 MHz (869.83 MHz + 60 kHz).

The receiver part of the EVK works with an intermediate frequency (IF) of 10.7 MHz. There are several reasons why a receiver working with a fixed IF has advantages. First, the filters that must separate the signal from the noise outside the frequency band used by the transmitted signal can themselves be adjusted to a certain frequency band. This strategy is much easier and less expensive to implement than adaptive filters. Second, because of the fixed IF, the filtering characteristic of the receiver remains constant over the whole band used by the RF link. This frequency band is determined by the limits of the voltage-controlled oscillator (VCO) and the phase-locked loop (PLL). Another reason to use such a receiver is that the circuitry of the receiver has to deal with a much lower frequency, which helps to reduce losses. To transform the received signal information to the IF, the received frequency is mixed with a frequency that differs by the value of the IF. The result is a signal at the IF frequency. For that reason, the DDS 0 frequency (Mode 0) is set to 859.13 MHz. This frequency is lower than the frequency of the sender by 10.7 MHz. When these two frequencies are mixed together, the result is a 10.7 MHz signal containing the information in the transmitted signal in the form of 60-kHz frequency modulation.

In principle the received signal can be mixed down to any frequency, but because of the availability and cost of filter components, it is useful to use an IF that is often used for other applications, too. That is why an IF of 10.7 MHz has been chosen for the EVK—it is the same IF as is used in ultrashort-wave radio systems.

The formula for the calculation of the bit settings for the two DDS registers is:



$$f_{(out)} = N \cdot \frac{f_{(\text{ref})}[DDS_{-}x]}{2^{24}}$$

where N is the multiplication factor of the PLL, $f_{(ref)}$ is the frequency of the reference oscillator and $[DDS_x]$ is the content of the active DDS register. The value calculated by this formula may differ from the measured value because the tolerances of the external components, affect the precision of the reference oscillator; therefore, the settings for the DDS and deviation registers should be checked by measurement.

As already mentioned above, in addition to the two DDS registers that define the base frequencies of the VCO for Mode 0 and Mode 1, there is a third register that controls the frequency deviation when FSK is selected. This is the D-word register (Bit [20:13]). The formula for its setting is:

$$\Delta f_{2-FSK} = N \cdot \frac{f_{(ref)}DEV}{2^{22}}$$

The frequency at the output of the power amplifier is:

$$f_{(out:TXDATA=Low)} = N \cdot \frac{f_{(ref)}[DDS_x]}{2^{24}}$$
$$f_{(out:TXDATA=High)} = N \cdot \frac{f_{(ref)}[DDS_x] + 4DEV}{2^{24}}$$

4.1.2 Control Register Settings (C- and D-Word Registers)

Besides the two DDS frequency registers, there are two control registers, namely the C-word and D-word registers. The control bit in each register is valid only when the correct mode is selected for it: Mode 1, C-word; Mode 0, D-word. However, as shown in Figure 12, there are also control bits that are valid independent from the selected mode.

For the RF link implemented on the MSP-EVKTRF6900, two different settings for the C-word and one setting for the D-word have been used. The two different settings for the C-word are for switching between reception-in-learn and reception-in-hold modes. Reception-in-hold mode enables the TRF6900 to receive a non-dc-free signal, and makes the reception and use of NRZ encoded signals possible. The control bit for this setting is implemented in the C-word, which requires this register to be reprogrammed to do the switching.

As explained later in this report, using NRZ encoded signals saves transmission time.






Figure 12. Validity of Control Bits in the C- and D-Word Registers

Figure 13 compares the transmission of the same bit sequence, one biphase-encoded, and in the other example as an NRZ-encoded baseband signal. In both cases the minimum pulse width is assumed the same. The minimum pulse width can be determined by the baseband, or let us say, by the maximum clock frequency of the microcontroller, as well as by the limitations of the RF portion of the implemented RF link. Of course talking about the maximum clock frequency of the used microcontroller used in the application does not really mean the minimum pulse width, the microcontroller is able to generate. Rather, it has to be considered that the minimum usable pulse width is determined by the ability of the microcontroller to detect and receive such a signal; this is certainly affected mainly by the speed of the microcontroller.




Figure 13. Comparison of NRZ and Biphase-Encoded Baseband Signals



The two different settings for the C-word register are set up by the *program_send_FSK* and *program_receive_FSK_hold* routines which send the settings for the TRF6900 to the universal programming routine *program_TRF6900* (see Appendix C for the EVK code). The routine *program_TRF6900* programs the settings into the TRF6900 via the serial interface. Figure 14 shows the settings for the C-word sent from *program_send_FSK*.

17 16 15 14 11 10 9 8 6 5 4 3 0 0 0 0 0 000 DEM LNAM SLCTL П SLC LPF RSSI APLL NPLL SW Σ A ¥

C-Word Settings of program_send_FSK

Figure 14. C-Word Settings Programmed by program_send_FSK

The C-word register contents are shown in Table 1

	1		_	
CONTROL BIT NAME	BIT(S)	SETTING	DESCRIPTION	SELECTED
APLL	[18]–[20]	111	Acceleration factor for the charge pump	140
NPLL	[17]	0	RF divider ratio for PLL	256
MM	[16]	0	Modulation mode select	FSK
SLCTL	[15]	1	Slicer mode select bit	Learning
Not used	[13], [14]			
PLL	[12]	1	Enable PLL	Enable
VCO	[11]	1	Enable VCO	Enable
PA	[9], [10]	11	Power amplifier gain value	0 dB
SLC	[8]	0	Enable data slicer	Disabled
LPF	[7]	0	Enable LPF amplifier	Disabled
SW	[6]	0	Data switch	Demodulator
RSSI	[5]	0	Enable limiter/RSSI	Disabled
DEM	[4]	0	Enable limiter/demodulator	Disabled
IF	[3]	0	Enable first IF amplifier	Disabled
MIX	[2]	0	Enable mixer	Disabled
LNA	[0], [1]	00	Low noise amplifier operation mode	Disabled

Table 1. Contents of C-Word Register

The RF link implemented on the EVK uses Mode 1 for sending and requires all the components on the receiver side of the TRF6900 in C-word to be disabled.; on the other hand, the components for the transmission are all active. The following settings are noted: the power amplifier sends with maximum output power; the blocks of the PLL are all active; for modulation, FSK is selected; the RF divider ratio is 256 (chosen because with the 18-MHz reference crystal, spurious signals are forced outside the operating spectrum). The acceleration factor for the charge pump has been set to the maximum value of 140. The slicer control bit was set to learning mode because this is the default setting necessary to detect the training sequence of the sender. See Section 4.2 for a detailed explanation.



The next setting for C-word is shown in Figure 15. The only difference from the setting already described is the change of the data-slicer mode from learn to hold mode. This setting is used for the reception of the data package in hold mode to enable the reception of NRZ-encoded signals. The mechanism is as described in Section 3.2.1.


20 19 18 17 16 15 14 13 12 11 10 6 5 3 2 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 SLCTL VCO SLC DEM NPLL PLL LPF SW Σ

C-Word Settings of program_receive_FSK_hold

Figure 15. C-Word Settings Programmed by program_receive_FSK_hold

The C-word contents are valid for Mode 1, i.e., the second mode for the EVK. However, as shown in Figure 10, there are also control bits valid for both operating modes. Therefore the C-word must be reprogrammed to switch the data slicer from learn- to hold-modes during reception.

The only setting for the D-word used for the RF link on the EVK is programmed by program_receive_FSK_learn. The D-word is used for Mode 0; therefore, all the control bits uniquely valid for Mode 0 are programmed for reception. Thus, all components used by the receiver path of the TRF6900 are enabled in the D-word. Figure 16 shows the actual settings.



D-Word Settings of program_receive_FSK_learn

Figure 16. D-Word Settings Programmed by program receive FSK learn

The D-word contains (i) settings valid only for Mode 0, and (ii) a deviation setting with mode-independent validity when FSK is selected. The deviation setting is added to the actual DDS setting when TXDATA goes high. The deviation has been set to 60 kHz for the EVK.

To demonstrate their usage, all available modules have been used for the RF link implemented on the EVK, except the RSSI. Table 2 gives an overview of the settings.



CONTROL BIT NAME	BIT(S)	SETTING	DESCRIPTION	SELECTED
DEV	[13]–[20]	111000	FSK frequency deviation register	60 kHz
PLL	[12]	1	Enable PLL	Enable
VCO	[11]	1	Enable VCO	Enable
PA	[9[, [10]	0	Power amplifier gain value	Disabled
SLC	[8]	1	Enable data slicer	Enabled
LPF	[7]	1	Enable LPF amplifier	Enabled
SW	[6]	0	Data switch	Demodulator
RSSI	[5]	0	Enable limiter/RSSI	Disabled
DEM	[4]	1	Enable limiter/demodulator	Enabled
IF	[3]	1	Enable first IF amplifier	Enabled
MIX	[2]	1	Enable mixer	Enabled
LNA	[0], [1]	11	Low noise amplifier operation mode	Normal operation

Table 2. D-Word Settings

The low noise amplifier (LNA) runs with maximum gain in normal operation and the mixer is enabled. The received frequency of 869.83 MHz must be mixed down to the intermediate frequency (IF) of 10.7 MHz. The application example on the EVK board uses two identical ceramic filters; therefore, the first IF amplifier is switched on. The purpose of the IF amplifier is to decouple the IF filters and to compensate for filter losses. The demodulator recovers the low-frequency signal from the IF signal by demodulating the IF signal. The demodulator is a simple quadrature demodulator and delivers a signal adequate for the frequency of the IF signal. The low pass filter (LPF) is used to filter high frequency noise from the demodulator output signal. Finally, the data slicer recovers the digital baseband from the LPF output which is then processed by the microcontroller.

4.2 Detection of the Training Sequence

The RF link (TRF6900 Demo 1.16) implemented on the MSP-EVKTRF6900 uses a single frequency. When the EVK is in system mode, following power-on-reset, the EVK is in receive mode by default. Thus, the MSP430 on the EVK board programs the TRF6900 for reception in learn mode at the selected frequency. The TRF6900 is controlled by the MSP430 and is switched to active mode. The MSP430 scans the received signal for a valid data package.

Because the band always contains noise, the data slicer output (DATA_OUT) necessarily always delivers a digitized signal component. Another cause for a signal at the data slicer output is another application using the same frequency band. In any case, the TRF6900 always delivers a signal to RXDATA when it is active and in receive mode. The MSP430 must distinguish between valid and invalid signals.

The MSP430 uses the Timer_A module to make this distinction. The clock source for Timer_A is the external high-frequency crystal so Timer_A is clocked at 2.4576 MHz. The selected mode is the continuous-up mode. In this mode Timer_A counts continuously from 0 to FFFFh, then generates an interrupt and restarts. The RXDATA signal is applied to a capture-compare block. Figure 17 shows how every edge of the RXDATA signal generates an interrupt and triggers capture of the current value of Timer_A for storage. The next interrupt from RX-DATA restarts the same procedure. The newly-captured value of Timer_A is compared with the previous one and, in this way, the MSP430 calculates the width of the received pulse. Because the transmission of a data package always starts with the same training sequence (pulse width 26.04 µs), the MSP430 scans the signal on the RX-DATA line for pulses of 26.04 µs duration.






Figure 17. Scanning RXDATA—Timer_A/CCR Interrupts

Because the received signal is distorted by noise within the RF band as well as by other effects, the RXDATA signal always contains jitter, as shown in Figure 18. Figure 18 shows oscilloscope traces of the TXDATA signal on the transmitter side and the corresponding RXDATA signal on the receiver side. This figure shows that, because of jitter, the MSP430 scans the received signal for a duration between 22.8 μ s and 29.3 μ s, rather than for precisely 26.04 μ s. This range is empirical and results from tests performed during the evaluation phase. The corresponding number of clock cycles is from 56 to 72.






Figure 18. Jitter of the RXDATA Signal—RXDATA Compared With TXDATA

As implemented on the MSP-EVKTRF6900, recognition by the training sequence is somewhat adaptive. The MSP430 does not scan the received signal on a fixed time grid; instead, it scans every individual pulse on the RX-DATA line.

Determining an acceptable tolerance for distinguishing between valid and invalid data is application dependent. The compromise is between loosing or failing to recognize a valid bit on the one hand, and accepting an invalid bit as valid, on the other. Scanning of the RXDATA signal is handled by an interrupt routine (*CC2_INT*) that contains a jump table (see code in Appendix O). In recognizing the training sequence, the code distinguishes between three different states:

- No valid pulse is detected.
- Fewer than 8 valid consecutive pulses are detected.
- More than 8 valid consecutive pulses are detected—the training sequence is recognized.

The interrupt routine for the detection of the training sequence has 5 possible results is shown in Figure 19. Recognition of the training sequence is achieved when the MSP430 recognizes 8 consecutive valid pulses. The probability of a single valid pulse being received by accident is quite high because there is high probability of a received RXDATA signal being caused by noise or by other senders in the RF band. Therefore it is only a question of time before a pulse recognized as valid is detected, even when no valid data package has been transmitted. The requirement of 8 valid successive pulses (no intervening invalid pulse) reduces the probability of validating an invalid signal to a tolerable level for this application example.






Figure 19. Flowchart for Detection of the Training Sequence, CCR2_INT

4.3 Detection of the Start Bit

The principle of start-bit recognition is similar to the detection of the training-sequence pulses—the difference is, that the start bit consists of a single pulse. To distinguish between the pulses of the training sequence and the pulse of the start bit, the length of the start bit was set to three times 26.04 μ s, i.e., three times as long as the pulses of the training sequence. The falling edge of the start-bit pulse is the trigger for the scanning and reading of the data package.



4.4 Reading the Data Package

The data package immediately follows the start bit. It contains 32 bytes of data plus 2 bytes for the checksum of the transmitted data package. The first two bytes after the start bit contain the data-package checksum. The pulse code modulation (PCM) used for the data package is NRZ. The single-bit pulse width is 26.04 µs and corresponds to a 38.4 kbps data transmission rate.

The procedure for scanning the data package differs from detection of the training sequence and the start bit. This is because the information in the data package is stored, not in the pulse width of the signal (as it is during the training sequence), but in the logic level on the base-band side, or a frequency value on the RF side. Because the pulse width (one bit) and the number of transmitted bits are known, it is more efficient to check the value of the data-slicer output signal on a defined time interval (26.04 µs) than to check the pulse width and the value of the signal. The scan trigger is the falling edge of the start bit. Figure 20 shows that after a certain delay (used for setting up the microcontroller settings), the microcontroller starts scanning the data package. The microcontroller checks the logic value of the data-slicer mid-bit output signal. Because the only synchronization for the scan is the falling edge of the start bit on the receiver side, the jitter of that edge and the accuracy of the microcontroller clocks on both sides can profoundly affect errors generated during data reception. Therefore, to achieve the maximum transmission range, it is necessary in some cases to synchronize several times, or to implement a more complex higher-accuracy synchronization. Although the jitter of RXDATA rises when the field strength of the received signal approaches the limit of receiver sensitivity, tests have shown that this simple synchronization is sufficient for acceptable performance of the implemented link.

It may also be advantageous to scan several times during a bit pulse. However, measurements on the EVK have shown this to have an impact only at the boarder of the range, where the signal to noise ratio becomes limiting in any case.




Figure 20. Scanning the Data Package



4.5 Generating the Time Grid for Scanning the Data Package

The description of the procedure used for scanning the data package indicated that the timing of the scan process is decisive to the error rate on the receiver side, so exact timing generation is essential. Certainly an accurate microcontroller clock is essential; however, it is also possible to generating exact timing in a very simple way. For this purpose, the Watchdog Timer (WDT) of the microcontroller is used in timer mode. The WDT in timer mode generates Interrupts at fixed intervals (depending on the WDT clock source and the selected prescalers) without causing a power-on-reset (POR).

Data package scanning is done in a loop that tests the signal of RXDATA in the middle of the expected pulse, stores the value, increments counters, and checks whether there are more bits to receive; if there are, it forces the microcontroller into a sleep mode. The periodic awakening is timed by the WDT interrupt which also sets the signal-scan timing. The interrupt routine simply resets the sleep mode of the MSP430.

5 Implementation of RF Transmission

Transmission of an RF signal is much simpler on the baseband side than its reception. The effort needed for the RF design of the transmitter (PLL, VCO setup) far exceeds that needed to generate the baseband signal for RF transmission. This is covered in another application report (SWRA033).

The microcontroller's task in the transmission process is to receive the data package from the PC, then generate the PCM signal for the RF data package. The MSP430 switches the TRF6900 to Mode 1 (transmit mode). The microcontroller is also responsible for generating the timing for the transmission protocol, which is identical to the timing for scanning the data package. The cycle is as follows: In timer mode, the WDT awakens the microcontroller from sleep mode (the CPU being switched off), the microcontroller executes the code (e.g., it sets TXDATA according to the bit to be transmitted), and a sleep instruction follows.

5.1 Generating the Training Sequence

The purpose and form of the training sequence have been described in section 4.2. Its length is 38 pulses, each of 26.04 μ s duration, and this results in a training sequence of about 990 μ s. As already mentioned, pulse timing for the training sequence is generated by the WDT in timer mode. In a cyclic loop, the TXDATA signal is toggled, the counter for the pulses of the training sequence is checked and decremented, and the MSP430 is switched into sleep mode (by turning off the CPU). Awakening is done every 26.04 μ s by an interrupt from the WDT in timer mode (see Figure 21).




Figure 21. Generation of the Training Sequence—Baseband

5.2 Generation of the Start Bit

The procedure to generate the start bit is the same as for the training sequence (see Figure 21). Instead of toggling the TXDATA signal at every WDT interrupt, the MSP430 toggles the line after the third interrupt.

5.3 Sending the Data Package

Timing for data package transmission is the same as for the training sequence and is initiated by the start bit from the WDT in timer mode. Because the data package is sent as NRZ code, further processing or encoding of the base-band signal is not needed. The first two bytes of the data package contain the checksum of the data to be transmitted. This checksum is calculated after reception from RS232 and storage of the data package in RAM (for the location see Appendix I). The checksum enables the receiver to confirm the validity of the data it received. In the transmission procedure, bytes are consecutively shifted bit-wise left through carry, with the MSB always transmitted first. Depending on the state of carry, the TXDATA signal is set. There is no start or stop bit between the single bytes or words. The transmitted bytes are sent sequentially and continuously. Figure 22 shows the timing diagram.






Figure 22. Generation of the Data Package—Baseband

6 Hardware for the RF Link

The RF link implemented is based on the MSP-EVKTRF6900. The parts list, which can be found in *TRF6900/MSP430 EVK* (SWRA032), is extensive but can be downsized for a dedicated link. For example, all the connectors used for making measurements, the various links to the PC, and the voltage regulator are unnecessary for a functional RF link. Figure 23 shows the connections between the TRF6900 and the MSP430.




Figure 23. Interface TRF6900—MSP430

For programming the four frequency and control registers, the TRF6900 has data, clock and strobe connectors. In addition there are two connectors for the transmitted (TXDATA) and received (RXDATA) data signals. RXDATA delivers the received, demodulated and filtered data-slicer output signal. TXDATA is the line to which the MSP430 applies the base-band output signal. Toggling the logic level on the TXDATA line (using FSK) forces the TRF6900 to switch between the DDS and (DDS + deviation) frequencies. The TRF6900 uses the lock-detect line to signal that the PLL is locked to the selected frequency. When the lock detect signal is set and the settings for the other needed modules (RX, TX, PA, LNA, etc.) are correct, then the device is ready for transmission or reception, considering the run-in times of other activated modules.



The standby and mode control lines are used for quickly switching the TRF6900 to standby (low power consumption, $2 \mu A$) on the one hand, and for fast switching between the two preprogrammed modes (Mode 0 and Mode 1).

In addition to the digital signals, the TRF6900 also delivers two analog signals. These are not used by the MSP430; rather, the first is the received signal strength indicator (RSSI) output, and the second is the analog output of the post-detection amplifier, which is the input signal to the data slicer.

Schematics for the MSP-EVKTRF6900 can also be found in *TRF6900/MSP430 EVK* (SWRA032).

7 Code Description

Appendices A to R contain the entire code used for implementing the RF link. The code is in assembly language for the MSP430F1121 and runs in the IAR kickstart environment. A version for the TI simulation environment is also available. The code description consists of flow charts and code listings.

The code description also contains IIC routines for an IIC-LCD. These routines are not documented with flowcharts. They are used to display the received data on the LCD. The Gerber files and schematics for the additional board for the LCD are available on the CD-ROM for the MSP430.

Reference

TRF6900/MSP430 EVK, Application Report, Texas Instruments Literature Number SWRA032



Appendix A. main

The main routine consists of two parts: initialization, which is executed only once after POR, and the main loop, set up as a closed loop (see Figure A-1).

In the initialization phase, the settings for the ports, the modules, and the clock systems are calculated (see code for detailed settings). The *loop_main* routine provides the RS232 and RF communication and includes calculation of checksums, and the IIC routines for the LCD used to display the received data.




Figure A-1. Logic Diagram for main

MSP430F1121 Program for the MSP-EVKTRF6900 Revision B1

; This code supports the transmission and reception of 32 data bytes

; and 2 checksum bytes.

; It supports an acknowledge.

; Displays the received data on an IIC-LCD

; The data transmission rate is 38.4 kbit/s on the RF side



The data transmission rate at the RS232 port is 19.2 kbit/s Written by: Peter Spevak Texas Instruments Deutschland GmbH June 2000 Last change: 19.6.2000 "TRF6900_1121.H" #include ; include the special settings for ; MSP-EVKTRF6900 RAM_orig EQU 00200h ; RAM start FLASH orig EQU 0F000h ; F1121 FLASH start NAME TRF6900_Demo last change: April 12th 2000 Last print: November 19th 1999 calls all the subroutines is the frame for the whole program RSEG CODE ; beginning of the code **START** main MOV #0300h,SP ; initialize system stack pointer DINT ; general Interrupt disable #WDTPW+WDTHOLD,&WDTCTL MOV ; write with password 5A00h, WDT off CALL #initialization ; initialization of the TRF6900 and ; MSP430 settings CALL #IIC_init_EVK_string ; load the initial string to RAM CALL #IIC internal voltage; initialize the internal voltage generator CALL #IIC initialize LCD ; initialize the LCD CALL #IIC_LCD_display ; IIC-routine for LCD display loop_main ; receive 10x8bits CALL #receive_RF ; disable Timer A interrupt BIC #TAIE,&TACTL BIC #CCIE,&CCTL1 ; disable CCR1 interrupt #check_checksum_r ; check the checksum on the receiver side CALL CALL #check checksum s : check the received checksum from receiver MOV #099Ch,wait r ; init. wait r for 250µs, to delay the ; acknowledge, run in time of the sender : from receive to send mode CALL #wait_x_cycles ; wait 250µs CLR ; set counter value to 0 counter CALL #send RF ; send acknowledge CALL #rs232_send ; transmits the received data via RS232 Port CALL #IIC_initialize_LCD ; initialize the LCD



CALL	#IIC_LCD_display	; IIC-routine for LCD display
BIC	#CCIFG,&CCTL1	; reset interrupt flag
BIC	#TAIFG,&TACTL	; reset interrupt flag
BIS	#TAIE,&TACTL	; enable interrupt
BIS	#CCIE,&CCTL1	; enable interrupt
JMP	loop_main	; end of the main routine

end_main



Appendix B. Initialization

The purpose of the *initialization* routine is to configure the ports, modules, and the basic clock system of the MSP430F1121 for the RF link. The routines that are used to program the four words of the TRF6900 (to initialize the TRF6900) are called from *initialization*. This prepares the TRF6900 for data reception and enables fast switching from receive to transmit modes.

Initializing the basic-clock module of the MSP430F1121 needs special attention. Just like other members of the MSP430x1xx family, the basic-clock module features automatic switching of the clock source for the CPU back to (digitally controlled oscillator (DCO) mode when the oscillator fault interrupt flag (OFIFG) is set. This happens, when the external clock source fails, or on every power-on-reset. Therefore, switching from the DCO as clock source for the CPU to an external high-frequency crystal (in the case of the EVK, for example), must be done by a defined procedure. This is handled by the oscillator-fault-interrupt-flag loop in the initialization routine. The steps are as follows:

- 1. This step occurs outside the loop. It consists of switching on the high frequency oscillator, which needs a finite time for start-up.
- 2. This step takes place inside the loop and resets the OFIFG to POR.
- 3. Because, apart from the POR, the OFIFG is set after approximately 50 missing cycles, the third step is a wait routine, used to give the oscillator fault detection logic enough time to ensure that the OFIFG will not be set after leaving the loop.
- 4. Test the OFIFG. If the OFIFG is not set, the oscillator has stabilized, and can be used for the CPU. The selection of the high frequency clock for the CPU is done outside after the loop.

When OFIFG is set, using code to force the microcontroller to switch to the external crystal can potentially result in code execution errors.






Figure B-1. Logic Diagram for initialization



```
last change: June 19th 2000
                                    Last print: November 19th 1999
 affects:
          clock settings
           initializes the hardware
           clearing oscillator fault flag !!! necessary for MSP430F1121
initialization
1. LFXT1CLK-signal is driven by the external 2.4576Mhz crystal
2. ACLK is 1/8*LFXT1CLK
; 3. MCLK directly coupled to LFXT1CLK (used only for the CPU)
; 4. SMCLK directly coupled to LFXT1CLK (used for Timer_A during code reception)
        MOV.B
                  #clock_new_1,&BCSCTL1; set the divider for ACLK to 8
                                          ; high frequency oscillator selected
                                          ; oscillator on
        MOV
                  #0FFFh,wait_r
                                          ; for programming purpose
                                          ; MSP430P112 and oscillator start up
        CALL
                                          ; wait routine, waits 3+x*13 cycles
                  #wait_x_cycles
initialize port1
                  #txd,&P1OUT
        MOV.B
                                          ; set TXD MSP(P1.1), TXD MSP by default
                                          ; high
                                          ; reset TXDATA(P1.4), DATA(P1.7),
                                          ; CLK(P1.6), STROBE(P1.5)
        MOV.B
                  #stdb_rs232+data+clk+tx+txd,&P1DIR
                                          ; switch DATA(P1.7), CLK(P1.6),
                                          ; TXDATA(P1.4), TXD(P1.1),
                                          ; stdb_rs232(P1.0) to output dir.
        MOV.B
                  #rx+rxd,&P1SEL
                                          ; select the module function for P1.3 (TA2),
                                          ; RXD P1.2 (TA1)
initialize_port2
                                          ; reset P2.0,CTS (-> CTS set!),
        MOV.B
                  #LED3,&P2OUT
                                          ; STANDBY TRF6900(P2.5), MODE(P2.1) ->
                                          ; receive, set LED3(P2.3), System Mode
        MOV.B
                  #stdb_trf6900+mode+cts+LED3,&P2DIR
                                          ; switch STANDBY TRF6900(P2.5),
                                          ; MODE(P2.1), CTS(P2.0) to output,
                                          ; LOCKDET(P2.4) input
initialize receive status
        CLR
                  &data_rx_state
                                         ; reset receive status
oscillator flag
        BIC.B
                  #02h,&IFG1
                                          ; reset the oscillator fault flag
        MOV
                  #0Fh,wait r
                                          ; wait 3 + Fx13 cycles
        CALL
                  #wait x cycles
                                          ; call the wait routine
        BIT.B
                  #02h,&IFG1
                                          ; test the oscillator fault flag
        JNZ
                  oscillator flag
        BIC.B
                  #02h,&IFG1
                                          ; clear oscillator fault flag
```



initialize Clock

MOV.B #clock_new_2,&BCSCTL2; SELS = 1 LFXT1CLK source for SMCLK

; LFXT1CLK source for MCLK

;------

; programming the 4 words to TRF6900

CALL #program_DDS0_receive_learn

CALL #program_DDS1_send CALL #program_send_FSK

CALL #program_receive_FSK_learn

initialize_CCR1_interrupt

MOV #CCIE+CAP+CMNEG,&CCTL1

; interrupt enable, capture mode, neg. edge

; for RS232 reception

end_intialization

RET



Appendix C. program_TRF6900

Five different programming routines are used for the implemented RF link on the EVK. They are used to program the four words of the TRF6900. All of these routines have the same structure, they initialize two buffer registers with the bits to be programmed, and then call the actual programming routine called *program_TRF6900*, which executes the actual programming of the TRF6900 registers. Because of their similarity, only one of these routines is documented with a flowchart. The others are documented only within the code.

The *program_TRF6900* routine contents one special feature. It's the possible suppression of the strobe pulse, that activates the settings pushed into the stack of the TRF6900. This enables a fast switching of the TRF6900 from reception in learn to reception in hold mode.




Figure C-1. Logic Diagram for program_DDSO_receive_learn






Figure C-2. Logic Diagram for program_TRF6900



```
last change: September 20th 1999
purpose:
         programs the DDS_0 for FSK Reception in learn mode (see further settings below)
         (Mode 0, A-word)
program DDS0 receive learn
     MOV
           #02Fh,word_h
     MOV
           #0B920h,word I
                                  ; frequency for Mode 0, receive FSK in learn
                                  ; mode, DDS 0 settings for 859.13MHz,
                                  ; 18MHz system crystal, 10.7MHz IF
     CALL #program_TRF6900
end_program_DDS0_receive_learn
     RET
last change: September 20th 1999
         programs the DDS_1 for Transmission (see further settings below)
purpose:
         (Mode 1. B-word)
program_DDS1_send
     MOV #070h,word_h
     MOV
          #05145h,word |
                                  ; frequency for Mode 1, send
                                  ; DDS 1 settings for 869.83MHz,
                                  : 18MHz system crystal, 10.7MHz IF
     CALL #program_TRF6900
end_program_DDS1_send
     RET
; last change: September 20th 1999
         programs the module Mode 1 for FSK transmission (see further settings below)
purpose:
         (Enable register for PLL, Data Slicer and Mode 1 settings, C-word)
program send FSK
     MOV
           #0BCh,word_h
     MOV #09E00h,word_l
                                  ; Module Mode 1, send
; 1_LNAM [bit 0..1]
                00b
                    disabled
                                 Low noise amplifier operation mode
; 1_MIX
      [bit 2]
                0b
                    disabled
                                 Enable Mixer
                    disabled
                                 Enable 1st IF Amplifier
; 1 IF
       [bit 3]
               0b
```



; 1_RSSI ; 1_DSW ; 1_LPF ; 1_SLC ; 1_PA ; ; 1_VCO ; 1_PLL ; ; SLCTL ; MS ; NPLL ; APLL	[bit 4] [bit 5] [bit 6] [bit 7] [bit 8] [bit 910] [bit 11] [bit 12] [bit 15] [bit 16] [bit 17] [bit 1820]	1b 0b 0b	disabled disabled 0dB att. enabled enabled learn mode FSK 256	Enable Limiter/Demodulator Enable Limiter/RSSI Data Switch (Demodulator or RSSI) Enable LPF Amplifier Enable Data Slicer Power Amplifier gain value in TX mode (see also MS bit) Enable VCO Enable PLL (DDS System, RF divider, Phase Comparator and Chargepump) not used Slicer mode select bit modulation mode select RF divider ratio for PLL acceleration factor for the charge pump			
CAI							
	am_send_F						
; last char ; ; purpose: ;	;*************************************						
program_receive_FSK_learn MOV #0C7h,word_h MOV #0199Fh,word_I ; Modulation, Module Mode 0, receive							
M	OV #0C7	h,word	_h	; Modulation, Module Mode 0, receive			
M	OV #0C7 OV #0199	h,word	_h vrd_l normal	; Modulation, Module Mode 0, receive Low noise amplifier operation mode			
M M	OV #0C7 OV #0199 [bit 01] [bit 2] [bit 3]	h,word 9Fh,wc	_h ord_I normal operation enabled enabled enabled disabled con. to Dem.	Low noise amplifier operation mode Enable Mixer Enable 1st IF Amplifier Enable Limiter/Demodulator Enable Limiter/RSSI LPF Amplifier input routed to Demodulator			
M M ; 0_LNAM ; 0_MIX ; 0_IF ; 0_DEM ; 0_RSSI	OV #0C7 OV #0199 [bit 01] [bit 2] [bit 3] [bit 4] [bit 5]	h,word 9Fh,wo 11b 1b 1b 1b 0b	_h ord_I normal operation enabled enabled disabled con. to Dem. enabled enabled disabled	Low noise amplifier operation mode Enable Mixer Enable 1st IF Amplifier Enable Limiter/Demodulator Enable Limiter/RSSI			
M M ; 0_LNAM ; ; 0_MIX ; 0_IF ; 0_DEM ; 0_RSSI ; 0_DSW ; ; 0_LPF ; 0_SLC	OV #0C7 OV #0199 [bit 01] [bit 2] [bit 3] [bit 4] [bit 5] [bit 6] [bit 7] [bit 8]	h,word 9Fh,wo 11b 1b 1b 0b 0b 1b 1b 00b	_h ord_I normal operation enabled enabled disabled con. to Dem. enabled enabled enabled enabled enabled enabled disabled enabled enabled	Low noise amplifier operation mode Enable Mixer Enable 1st IF Amplifier Enable Limiter/Demodulator Enable Limiter/RSSI LPF Amplifier input routed to Demodulator (FSK) or to RSSI (OOK) Enable LPF Amplifier Enable Data Slicer Power Amplifier gain value in TX mode (see			

CALL #program_TRF6900



program_TRF6900

```
end program receive FSK learn
      RET
last change: October 7th 1999
          programs the module Mode 1 for FSK reception in hold mode (see further settings
purpose:
          below)
          (enable register for PLL, Data Slicer and Mode 1 settings, C-word)
program receive FSK hold
      MOV
             #0BCh,word h
      MOV
             #01E00h,word I
                                         ; Modulation, Module Mode 1, receive
; 1_LNAM [bit 0..1]
                   00b
                          disabled
                                         Low noise amplifier operation mode
         [bit 2]
                   0b
                          disabled
                                         Enable Mixer
; 1 MIX
; 1_IF
         [bit 3]
                   0b
                          disabled
                                         Enable 1st IF Amplifier
                                         Enable Limiter/Demodulator
         [bit 4]
                   0b
                          disabled
; 1_DEM
; 1 RSSI
         [bit 5]
                   0b
                          disabled
                                         Enable Limiter/RSSI
1 DSW
                          conn. to Demod. Data Switch (Demodulator or RSSI)
         [bit 6]
                   0b
; 1 LPF
         [bit 7]
                   0b
                          disabled
                                         Enable LPF Amplifier
; 1_SLC
         [bit 8]
                   0b
                          disabled
                                         Enable Data Slicer
; 1_PA
         [bit 9..10] 11b
                          0dB att.
                                         Power Amplifier gain value in TX mode
                                         (see also MS bit)
 1 VCO
         [bit 11]
                   1b
                          enabled
                                         Enable VCO
                                         Enable PLL (DDS System, RF divider,
 1 PLL
         [bit 12]
                   1b
                          enabled
                                         Phase Comparator and Chargepump)
         [bit 13..14] 00b
                                         not used
 SLCTL
                                         Slicer mode select bit
         [bit 15]
                   0b
                          hold mode
MS
         [bit 16]
                   0b
                          FSK
                                         modulation mode select
; NPLL
                   0b
                          256
                                         RF divider ratio for PLL
         [bit 17]
         [bit 18..20] 111b
; APLL
                                         acceleration factor for the charge pump
                          140
     CALL #program TRF6900
end_program_receive_FSK_hold
     RET
last change: January 26th 2000
          programs a word to A, B, C or D word register of the TRF6900
purpose:
          gets the settings from the calling routine in R6 and R7
          suppresses the strobe pulse in receive_RF routine, to support shorter training
          sequence
```

legalous autiliary a Didivional Half Dumlay FOV DE Link With TDF0000 and MCD420 20



init high byte DINT BIC.B #strobe,&P1OUT ; reset Strobe port BIS.B #strobe,&P1DIR ; switch Strobe to output direction MOV #02h,counter ; initialize the counter for high and low byte MOV #08h,bits_r ; initialize bitcounter MOV word h,word trf ; push the high byte to the programming buffer SWPB word trf ; push the low byte to the high byte, only the ; data in the low byte is relevant JMP program_word init_low_byte #010h.bits r MOV : initialize bitcounter MOV word I,word trf ; push the low byte to the programming buffer program_word RLC word_trf ; push the msb of the programming buffer to ; carry **JNC** program_low program_high BIS.B #data,&P1OUT ; set data(P1.7) program_clock BIS.B #clk,&P1OUT ; generate a pulse on the clock line BIC.B #clk,&P1OUT program_next_bit DEC bits r ; decrement bit counter JNZ program_word ; have already all bits been sent? DEC counter ; decrement counter for low byte recognition JNZ ; low byte is to be programmed init_low_byte generate_strobe BIC.B #data,&P1OUT ; reset data (P1.7) #08h,&data_rx_state BIT ; shall the strobe pulse be suppressed? JNZ end_program_TRF6900 ; yes suppress it BIS.B #strobe,&P1OUT ; set strobe(P1.5) BIC.B #strobe,&P1OUT : clear strobe(P1.5) BIC.B #strobe,&P1DIR ; set strobe(P1.5) to input direction end_program_TRF6900 **EINT** RET ; back to calling routine program low BIC.B #data.&P10UT ; clear data(P1.7) JMP program_clock



Appendix D. send_RF

This routine is used to transmit the received data from the PC via the RF to its counterpart. It is also used to send the acknowledge after receipt of a valid (correct checksum) data package.




Figure D-1. Logic Diagram for send_RF



```
last change: April 3rd 2000
 purpose:
          sends the received 32 bytes package from RS232 + 2 bytes checksumvia RF as
          NRZ code, features a shorter training sequence
          counter value comes from the calling routine
send RF
send_RF_acknowledge?
           #020h,&data rx state
                                     ; has an acknowledge to be send?
     BIT
     JNZ
           send RF init
data_to_transmit?
           #04h,&data_rx_state
                                   ; is there any data to send via TRF6900?
     BIT
     JΖ
           end_send_RF
                                     ; no nothing to send
send RF init
     DINT
     CALL #program_DDS1_send
                                      ; program the DDS_1 register for sending
                                      ; program the mode 1 register for FSK sending
     CALL #program_send_FSK
                                      ; obsolete, only necessary if routine used as
                                      : stand alone
                                      ; RS232 driver in standby mode
     BIS.B #stdb_rs232,&P1OUT
                                      ; disable P1.2 Interrupt
     BIC.B #rxd,&P1IE
     BIS.B #stdb_trf6900,&P2OUT
                                      ; TRF6900 active, STANDBY(P2.5) is high
                                      ; Mode 1 is set -> Send mode
     BIS.B #mode,&P2OUT
     BIC.B #tx,&P1OUT
                                      ; TXDATA(P1.4) is reset
     CALL #wait lockdet
                                      ; wait for the lockdetect signal
     MOV #WDTPW+WDTHOLD,&WDTCTL
                                      ; Password, Watchdog Timer hold
     MOV
           0200h(counter),data_r
                                      ; push data to the send register
           #WDTPW+WDTTMSEL+WDTCNTCL+03h,&WDTCTL
     MOV
                                      ; Reset, Timer Mode, Password, every 26,04µsec
     BIS.B #01h,&IE1
                                      ; enable Watchdog Timer interrupt
     EINT
send_RF_training_sequence
                                      ; the entire length ca. 1ms, 38 pulses
     MOV #03Ch,tr counter
                                      : 1.56ms, 60 pulses
                                      ; 1ms, 38 pulses
     MOV
           #026h,tr_counter
     MOV #09Ah,tr counter
                                      ; initialize the training sequence counter
send_RF_toggle
                                      ; CPU off
     BIS #CPUOFF+GIE,SR
     XOR.B #tx,&P1OUT
                                     ; toggle TXDATA(P1.4)
                                      ; decrement counter for the training sequence
     DEC tr_counter
     JNZ
           send_RF_toggle
                                      ; length of the loop exactly 26,04µsec
send RF long bit
```



	BIS		
,		#tx,&P1OUT	· (end by the transmission of the 1st data bit)
	BIS BIC	#CPUOFF+GIE,SR #04h,&data rx state	: CPU off
	BIS BIS	#CPUOFF+GIE,SR #CPUOFF+GIE,SR	; the RS232 buffer is ready for reception ; CPU off ; CPU off t bit
;		End of the star	t bit
	BIS.	#tx,&P1OUT #CPUOFF+GIE,SR	; reset TXDATA(P1.4) ; CPU off
send_	_RF_dat		
	MOV	#010h,bits_r	; init bitcounter, transmit first 16 bits
send_	_RF_bit_ RLC	_test data r	; push the next data bit to carry
	JC	send_RF_high	, push the next data bit to sarry
send	_RF_low	1	
5511d_	BIS	#CPUOFF+GIE,SR	; CPU off
;		Start of the D #tx,&P1OUT	atabit; reset TXDATA(P1.4)
		•	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
send_	_RF_nex DEC	kt_word? bits_r	; decrement bit counter
	JNZ	send_RF_bit_test	
		counter send_RF_LED3_on	; decrement word counter ; all data has been transmitted
	JZ JN	send RF reset ackn	; acknowledge has been transmitted
	MOV	0200h(counter),data_r	; get the next data word
	JMP	send_RF_data	; send next word
send_	_RF_hig	h	
		#CPUOFF+GIE,SR	;CPU off ata Bit
,		#tx,&P1OUT	; set TXDATA(P1.4)
	JMP	send_RF_next_word?	
send_	_RF_res	et_ackn	
	BIC	#020h,&data_rx_state	; reset acknowledge state
send_	_RF_LEI	D3_on	
	BIS	#CPUOFF+GIE,SR	; CPU off
	BIS.B	#LED3,&P2OUT	; LED3 on
end_s	send_RF	=	
	MOV	#WDTPW+WDTHOLD,&WDT	
	BIC.B	#stdb_rs232,&P1OUT	; stop Watchdog Timer ; RS232 driver go active
	BIC.B	#tx,&P10UT	, NOZOZ dilivoi go dolivo
	BIC.B RET	#stdb_trf6900,&P2OUT	; clear STDBY(P2.5), TRF6900 standby mode



Appendix E. receive_RF

This routine provides RF reception. It switches the TRF6900 from reception in learn-mode (during receipt of the training sequence) to reception in hold-mode. It is supported by the three interrupt routines, *TA_INT*, *CC2_INT*, and *WDT_INT*.




Figure E-1. Logic Diagram for receive_RF



```
last change: April 3rd 2000
main routine for code reception via RF
             receives the 32 bytes data package + 2 bytes checksum and saves it to memory
 purpose:
            the reception is also supported by several interrupt routines
            checksum checking implemented (for Flash reprogramming)
receive_RF
            #02h,&data rx state
     BIT
                                         : is the reception buffer full?
     JNZ
                                         ; yes the data has to be send to desktop first
            end receive RF
     CALL #program_send_FSK
                                         ; program the C-word for reception in
                                         : learn mode
     MOV
            #CCIE+CAP+CMNEG,&CCTL1; interrupt enable, capture mode, neg. edge
     CLR
                                         ; reset data r
            data r
     CLR
                                         ; reset wake_up_counter
            wake_up_counter
     CLR
            RSTAT
                                         ; reset receive status register, RSTAT = 0,
                                         ; detecting the Trainingssequence
     BIC.B #mode.&P2OUT
                                         ; receive FSK in learn mode
     BIS.B #01h,&IE1
                                         ; enable Watchdog Timer interrupt
     BIS.B #stdb trf6900,&P2OUT
                                         : TRF6900 active, STANDBY(P2.5) is high
     CALL #wait_lockdet
     MOV
            #TAIE+CLEAR+CONTUP+MCLK,&TACTL
                                         ; interrupt enable, clear Timer A,
                                         ; continuous up mode, MCLK as clock source
     MOV
            #CCIE+CAP+CMANY,&CCTL2; interrupt enable, capture mode, both edges
     BIS
            #08h,&data_rx_state
                                         ; for suppressing strobe pulse at the end
                                         ; of the programming routine
     BIS.B #LED3,&P2OUT
                                         ; switch on the system mode LED
     CALL #program_receive_FSK_hold ; goto hold mode
            #08h,&data_rx_state
     BIC
                                         ; reset the the "suppressing mode"
     BIC.B #data,&P1OUT
                                         : reset data
loop receive training seq
;------- scanning the received signal for the training sequence -------scanning the received signal for the training sequence;
            #08h,wake_up_counter ; 8 equal pulses in succession
     CMP
     JL
            loop_receive_training_seq
                                         ; no the result is less than 8 equal pulses
                                         ; in a row
     BIC
            #022h,&TACTL
                                         ; stop Timer_A and disable interrupt
     BIC
            #CCIE,&CCTL2
                                         ; disable interrupt
     INCD RSTAT
                                         ; RSTAT = 4
start bit reception
                                         ; waiting for the start bit
                                         ; set strobe(P1.5)
     BIS.B #strobe.&P1OUT
     BIC.B #strobe,&P1OUT
                                         ; clear strobe(P1.5)
     MOV #TAIE+CLEAR+CONTUP+MCLK,&TACTL
                                         ; interrupt enable, clear Timer A, continuous
                                         ; up mode, MCLK as clock source
     MOV #CCIE+CAP+CMANY,&CCTL2; interrupt enable, capture mode, both edges
loop_start_bit
```



CMP #04h,RSTAT ; has the start bit been detected? ; wait for the start bit JEQ loop start bit JN receive RF ; the received sequence is invalid BIC.B #rxd,&P1IE ; disable P1.2 interrupt ----- start bit detected -----init_data_reception ; RSTAT = 6, Start Bit detected, Data Reception NOP ; insert for the right timing NOP MOV #WDTPW+WDTTMSEL+WDTCNTCL+03h,&WDTCTL ; Reset, Timer Mode, Password, every 26µs MOV #022h,counter ; Initialize counter init rx bit counter CLR bits r ; Reset bitcounter word_reception_loop BIS #CPUOFF+GIE,SR ; go to sleep! ; wake up from WDT (Timer Mode, every 26µs) NOP ; insert for exact timing NOP NOP NOP NOP NOP NOP NOP XOR.B #LED3,&P2OUT ; for test purpose BIT.B #08h,&P1IN ; is RXDATA high or low? read_data **RLC** ; push carry into the data register data_r INC bits_r CMP #010h,bits r ; receive 16 bits in row JNE word reception loop ; haven't received 8bits yet store data INV data r ; the received data is inverted! MOV data_r,0222h(counter) ; store received data to RAM DECD counter ; next storage register JNZ init rx bit counter ; receive the next word ; system LED off for test purpose BIC.B #LED3,&P2OUT BIS #02h,&data_rx_state ; 2 stands for data received, ; has to be send to desktop via RS232 ; initialize the acknowledge state BIS #020h,&data_rx_state end receive RF BIC #CCIE,&CCTL2 ; disable CCR2 interrupt BIC ; stop Timer A and disable interrupt #022h,&TACTL #WDTPW+WDTHOLD,&WDTCTL MOV ; stop Watchdog Timer ; calculate checksum of received data CALL #checksum r BIC.B #stdb_trf6900,&P2OUT ; clear STDBY(P2.5), TRF6900 in standby mode RET



Appendix F. rs232_send

If the checksum is correct, *rs232_send* transmits the received data to the connected PC. Because the routines for RS232 communication do not affect the RF link, they are documented only within the code listing.

```
last change: April 12th 2000
purpose:
         the transmission of the received data from TRF6900 to the PC via RS232-Port
rs232_send
     BIT
            #02h,&data rx state
                                       ; is there any data in the reception buffer,
                                       ; which hasn't been sent to the desktop?
     JΖ
            end_rs232_send
                                       ; no the reception buffer is empty
     BIC.B #cts,&P2OUT
                                       ; reset CTS
     BIC.B #stdb rs232,&P1OUT
                                       ; activate RS232 driver
            #032Eh,wait_r
     MOV
                                       ; initialize wait register for ca. 1ms
                                       ; waiting loop
     CALL #wait_x_cycles
                                       ; wait for RS232 driver ready to transmit
     MOV.B #XTS+DIVA_2,&BCSCTL1
                                       ; set the divider for ACLK to 2,
                                       ; high frequency oscillator
                                       ; Initialize counter
            #020h,counter
     MOV
     BIS.B #01h,&IE1
                                       ; enable Watchdog Timer interrupt
     MOV
            #WDTPW+WDTTMSEL+WDTCNTCL+07h,&WDTCTL
                                       ; Reset, Timer Mode, Password, every 52.08µs
     EINT
                                       ; general Interrupt enable
rs232 send init
     MOV.B 0223h(counter),data r
                                       ; move the first received word into the output
                                       ; buffer
     MOV
                                       ; send only 8bit in a row
            #0Ah,bits r
            #0100h,data r
                                       ; prepare stop bit
     BIS
     CLRC
                                       ; set carry, prepare start bit
                                       ; prepare the output buffer for data
     RLC
            data r
                                       ; transmission
rs232_send_loop
     RRC
                                       ; push next bit to carry for transmission
     JNC
            rs232 send low
rs232_send_high
     BIS
            #CPUOFF+GIE,SR
                                       : CPU off
     BIS.B #txd,&P1OUT
                                       : set TXD
     DEC
                                       ; decrement bit counter
            bits r
     JNZ
            rs232_send_loop
rs232_send_next_byte
     DEC
            counter
                                       ; decrement byte counter
```



JNZ rs232_send_init ; get the next byte for transmission

BIC #02h,&data_rx_state ; the buffer is ready to receive from TRF6900

; the next data

JMP end_rs232_send_lp

rs232_send_low

BIS #CPUOFF+GIE,SR ; CPU off BIC.B #txd,&P1OUT ; reset TXD

DEC bits_r ; decrement bit counter

JNZ rs232_send_loop JMP rs232_send_next_byte

end_rs232_send_lp ; generate the last change of the TXD

BIS #CPUOFF+GIE,SR ; CPU off

BIS.B #txd,&P1OUT ; TXD by default high, data toggles the TXD

end_rs232_send

DINT ;

MOV #WDTPW+WDTHOLD,&WDTCTL

; stop Watchdog Timer

BIS.B #LED3,&P2OUT ; set System LED for test purpose

RET



Appendix G. I²C Routines

These routines have been written to drive an I²C LCD, for display of received data using an additional board connected to the 14-pin connector of the EVK. The LCD is driven by a chip-on-glass driver (Type PCF2119x). These routines are documented only within the code listing. The schematics and Gerber files for this additional board are available on the MSP430 CDROM.

```
last change: January 28th 2000
generates the start condition for IIC
IIC start
  BIS.B #SDA,&P1OUT
BIS.B #SCL,&P1OUT
BIC.B #SDA,&P1OUT
                           ; set SDA of IIC-Bus
                             ; set SCL of IIC-Bus
                            ; start condition for the IIC-Bus
                             ; reset CLK
   BIC.B #SCL,&P1OUT
end IIC start
   RET
; last change: January 28th 2000
generates a stop condition for IIC
IIC_stop
                             ; set SCL
   BIS.B #SCL,&P1OUT
   BIS.B #SDA,&P1OUT
                              ; stop condition for the II_C
end_IIC_stop
   RET
; last change: January 28th 2000
addresses the LCD driver Philips PCF2119x
IIC_address_LCD
    MOV #07600h,data_r
    CALL #IIC_send_loop_ini
end IIC address LCD
    RET
```



```
last change: January 28th 2000
; initializes the internal voltage generator for the LCD
sets the Va value to ca. 5V
IIC_internal_voltage
    CALL #IIC start
     CALL #IIC_address_LCD
;IIC control set
           data_r
                                ; control byte for function settings no r/w
     CLR
     CALL #IIC_send_loop_ini
;IIC_function_set
     MOV #03500h,data_r
                                ; DL=8bits, M=2 line by 16 display,
                                ; SL=MUX 1:18, H=extended instruction set
     CALL #IIC_send_loop_ini
IIC_program_voltage
     MOV #09B00h,data r
                                ; binary voltage value for Va=22h >> ca. 5V
     CALL #IIC_send_loop_ini
     CALL #IIC_stop
end_IIC_internal_voltage
     RET
; last change: February 28th 2000
; writes the string "MSP EVKTRF6900 RF link" to the IIC-RAM space (2DF-2C0)
IIC_init_EVK_string
    MOV #04D53h,&0242h
                                : MS
                                ; P
    MOV
          #0502Dh,&0240h
    MOV #04556h,&023Eh
MOV #04B54h,&023Ch
                                ; EV
                                 ; KT
    MOV
          #05246h,&023Ah
                                 ; RF
    MOV #03639h,&0238h
                                 ; 69
    MOV #03030h,&0236h
                                ; 00
    MOV #02020h,&0234h
    MOV #05246h,&0232h
                                : RF
    MOV #02D4Ch,&0230h
                                 : -L
    MOV #0696Eh,&022Eh
                                ; in
    MOV #06B20h,&022Ch
                                ; k
                                ; Ki
    MOV #04B69h,&022Ah
    MOV #0636Bh,&0228h
                                ; ck
    MOV
          #07374h,&0226h
                                 ; st
                                 ; 26
    MOV
          #03236h,&0224h
```



```
end IIC init EVK string
    RET
last change: January 28th 2000
configures the LCD-driver for the display
IIC_initialize_LCD
    CALL #IIC_start
    CALL #IIC_address_LCD
IIC_control_set
    CLR
           data r
    CALL #IIC_send_loop_ini
IIC_function_set
    MOV #03400h,data_r
                                  ; DL=8bits, M=2line by 16 display,
                                  ; SL=MUX 1:18, H=use basic instruction set
    CALL #IIC_send_loop_ini
IIC display on
    MOV #0F00h,data_r
                                  ; D=display on , C=cursor on,
                                  ; B=cursor character blink on
    CALL #IIC_send_loop_ini
;IIC_entry_mode
    MOV
          #0600h,data_r
                                  ; I/D=increment, S=display freeze
    CALL #IIC_send_loop_ini
;IIC_cursor_display_shift
    MOV #01400h,data r
                                  ; S/C=display shift, R/L=right shift
    CALL #IIC send loop ini
IIC DDRAM start
    MOV
          #08000h,data r
    CALL #IIC_send_loop_ini
    CALL #IIC_stop
end_IIC_initialize_LCD
    RET
; last change: February 28th 2000
displays the received data on the LCD (BT21605)
IIC_LCD_display
```



MOV #010h,counter ; for IIC display loop CALL #IIC start ; send start condition

CALL #IIC_address_LCD ; send address of the LCD driver

;IIC_control_set

MOV #08000h,data_r ; send control byte for function set,

; first control byte

CALL #IIC_send_loop_ini

IIC_LCD_home ; sets DDRAM to 0

MOV #0200h,data_r ; return home

CALL #IIC_send_loop_ini

IIC_write_text

MOV #04000h,data_r ; control byte, write data

CALL #IIC_send_loop_ini

IIC_LCD_display_loop_1 ; 1. display line

MOV.B 0233h(counter),data_r ; push the next character to the buffer

XOR.B #080h,data_r ; convert to IIC-LCD format

SWPB data_r

CALL #IIC_send_loop_ini

DEC counter

JNZ IIC_LCD_display_loop_1

CALL #IIC_stop ; send stop condition

MOV #010h,counter ; for IIC display loop CALL #IIC_start ; send start condition

CALL #IIC_address_LCD ; send address of the LCD driver

;IIC_control_set

MOV #08000h,data_r ; send control byte for function set,

; first control byte

: convert to IIC-LCD format

CALL #IIC_send_loop_ini

IIC_second_line

MOV #0C000h,data r ; set DDRAM 40h

CALL #IIC_send_loop_ini

;IIC_write_text

MOV #04000h,data_r ; send control byte for writing data

CALL #IIC_send_loop_ini

IIC_LCD_display_loop_2

MOV.B 0223h(counter),data_r ; move received byte into data_r

XOR.B #080h,data_r

SWPB data_r

CALL #IIC send loop ini

DEC counter

JNZ IIC_LCD_display_loop_2

CALL #IIC_stop



end_IIC_LCD_display RET

```
last change: January 27th 2000
; purpose: sends 8 bits via IIC-Bus
IIC send loop ini
     MOV #08h,bits_r
                                  ; bit counter for IIC loop
IIC_send_loop
     RLC
                                  ; push the first bit to carry
           data_r
     JC
           IIC_high
                                  ; if the bit's high
IIC_low
     BIC.B #SDA,&P1OUT
                                  ; reset SDA
     NOP
     NOP
IIC_clk
     BIS.B #SCL,&P1OUT
                                  ; set IIC clock
     NOP
     NOP
     BIC.B #SCL,&P1OUT
                                  ; reset IIC clock
     DEC
           bits_r
                                  ; decrement bit counter
     JNZ
           IIC_send_loop
IIC_ackn
     BIS.B
           #SDA,&P1OUT
                                  ; acknowledge phase
     NOP
     NOP
    BIS.B
           #SCL,&P1OUT
                                  ; generate clock pulse
     NOP
     NOP
     BIC.B #SCL,&P1OUT
end_IIC_send_loop
     RET
IIC_high
     BIS.B
           #SDA,&P1OUT
                                  ; set SDA
     NOP
     JMP
           IIC_clk
```



Appendix H. checksum_s

The purpose of this routine is to calculate the checksum of the data package received from RS232, which is used to enable an acknowledge from the receiver. The transmitter adds the calculated checksum to the actual data package and transmits them together. The receiver compares the checksum it calculates with the checksum it received with the data package. If the checksums are equal, an acknowledge is sent to the transmitter.




Figure H-1. Logic Diagram for checksum_s

```
; last change: April 11th 2000
purpose: calculate the checksum of the received data package from RS232, for secure data
        (Flash reprogramming via RF)
checksum_s
     MOV
           #020h,counter
                                   ; initialize counter
     CLR
           chcksum_s
                                   : reset checksum
checksum_s_loop
           0200h(counter),chcksum s
     ADD
                                   ; calculate checksum of the whole data
                                   ; package, that has to be send
     DECD counter
     JNZ
           checksum_s_loop
     MOV
           chcksum s,&0222h
                                   ; save checksum
end checksum s
     RET
```



Appendix I. checksum_r

This routine calculates the checksum of the data package received from RF for comparison with the checksum received with the data package. If the two checksums are equal, an acknowledge is send to the transmitter.




Figure I-1. Logic Diagram for *checksum_r*

```
last change: April 11th 2000
purpose:
         the checksum of the received data package from RF, for reliable data transmission
         (Flash reprogramming via RF)
checksum_r
    BIT
           #040h,&data_rx_state
                                    ; expecting acknowledge?
    JNZ
           end_checksum_r
                                    ; no need to calculate the checksum
    MOV
           #020h,counter
                                    ; initialize counter
    CLR
           chcksum r
                                    ; reset checksum
checksum_r_loop
           0222h(counter),chcksum r
                                    ; calculate checksum of the entire data to send
    ADD
    DECD counter
    JNZ
           checksum_r_loop
    MOV
           chcksum r,&0200h
                                    ; save checksum
end_checksum_r
    RET
```



Appendix J. check_checksum_s

On the transmitter side, this routine compares the checksum of the transmitted data package via RF, with the checksum received from the receiver as acknowledge. If the two checksums are equal, an acknowledge is sent to the connected PC.




Figure J-1. Logic Diagram for check_checksum_s



```
last change: February 29th 2000
          compares the received checksum from the receiver, with the checksum of the
          received data
          from the PC via RS232
check_checksum_s
     BIT
           #040h,&data_rx_state
                                      ; check if waiting for an acknowledge
     JΖ
           end_check_checksum_s
     CMP
           &0222h,&0244h
                                     ; compare the both checksums
                                      ; no the received data isn't valid
     JNE
           end check checksum s
check_checksum_s_ok
                                     : move "ok" to the first word
     MOV
           #06F6Bh,&0242h
     MOV
           #06F6Bh,&0240h
     MOV
           #06F6Bh,&023Eh
     MOV
           #06F6Bh,&023Ch
     MOV
           #06F6Bh,&023Ah
     MOV
           #06F6Bh,&0238h
     MOV
           #06F6Bh,&0236h
     MOV
           #06F6Bh,&0234h
     MOV
           #06F6Bh,&0232h
     MOV
           #06F6Bh,&0230h
     MOV
           #06F6Bh,&022Eh
     MOV
           #06F6Bh,&022Ch
     MOV
           #06F6Bh,&022Ah
     MOV
           #06F6Bh,&0228h
     MOV
           #06F6Bh,&0226h
     MOV
           #06F6Bh,&0224h
     BIS
           #02h,&data_rx_state
                                     ; set the data package received state
     CALL
           #rs232 send
                                     ; send the "ok" to the PC
           #040h,&data rx state
                                     ; reset the state "waiting for acknowledge"
     BIC
           #020h,&data_rx_state
     BIC
                                     ; reset the state "acknowledge to send"
           #02h,&data_rx_state
     BIC
                                     ; reset the state "data_package_received"
end_check_checksum_s
     RET
```



Appendix K. check_checksum_r

This receiver-side routine compares the checksum received with the data package to the checksum calculated by the receiver. If the checksums are equal, the data are sent to the connected PC, and an acknowledge is sent to the transmitter.




Figure K-1. Logic Diagram for check_checksum_r



last change: April 13th 2000 - Compares the received checksum, that has been calculated by the transmitter for purpose: the received data package via RS232, with the checksum calculated on the receiver; side of the received data package via RF. - If the two checksums are equal, the received data package is send of via RS232, and the checksum is send as an acknowledge back to the sender. - IF the checksums aren't equal the package is not send via RS232 to the PC, and no acknowledge will be send to the sender. check_checksum_r ; check if waiting for an acknowledge BIT #040h.&data rx state JNZ end check checksum r BIT #02h,&data_rx_state ; is there any data in the reception buffer, ; which hasn't been sent to the desktop? JΖ end_check_checksum_r ; no, no new data package CMP &0200h,&0244h ; are the checksums equal? ; yes the data is valid JEQ end_check_checksum_r check_checksum_r_inv BIC #02h,&data_rx_state ; reset the data package received state BIC #020h,&data_rx_state ; reset the acknowledge to send state end_check_checksum_r **RET**



Appendix L. Wait Loops

This appendix documents the wait routines used by the implemented RF link. The simplicity of these routines allows them to be documented only within the code.

.******	********	wait loops ***********************************	**
; last change:	August 11th 1999	·	
; purpose: us	ed for various timings, e	.g. NRZ reception and transmission	
· ; .***********	********	*************************************	**
	wait_r wait_x_cycles	; waits 13 + x times 3 cycles	
end_wait_x_c	eycles		
•	******************* w September 6th 1999	ait for lockdetect **********************************	**
; ; wait routine t ;	for the Lockdetect signal		
.*************************************	**************	******************************	**
	#lockdet,&P2IN wait_lockdet	; is the LOCKDET(P2.4) set? ; not yet	
end_wait_lock	kdet		



Appendix M. TA_INT — Timer_A Interrupt Routine

This routine handles the interrupts from Timer_A and determines which dedicated interrupt routine should be addressed.




Figure M-1. Logic Diagram for TA_INT

```
last change: July 27th 1999
purpose:
         handle the Timer_A interrupts, and decide which dedicated routine should be
         addressed. (CC1_INT / RS232 reception, CC2_INT / RF reception)
TA INT
    ADD
          &TAIV,PC
    RETI
    JMP
                               ; RS232 reception -> falling edge of the
           CC1_INT
                               ; start bit
    JMP
           CC2_INT
                               ; RF reception -> every edge of
                               ; the rx-signal
    RETI
    RETI
    RETI
```



Appendix N. CC1_INT — Capture Compare 1 Interrupt Routine

This routine is used to set up a software UART. The terminal program *TRF6900* Demo 1.16 transmits data to the EVM board via RS232—*CC1_INT* handles data reception from *TRF6900*.




Figure N-1. Logic Diagram for CC1_INT



```
last change: April 11th 2000
purpose: RS232-Reception
CC1 INT
    BIC
          #CCIE,&CCTL1
                                        ; disable CCR1 interrupt
    BIT
          #04h,&data rx state
                                      ; is the RS232 buffer full?
                                      ; yes, do not receive further data
    JNZ
          end_CC1_INT
    MOV #08h,bits_r
                                      ; init bit counter
                                      ; init byte counter
    MOV #020h,counter
          #022h,&TACTL
                                      ; stop Timer A and disable interrupt
    BIC
    BIC
           #CCIE,&CCTL2
                                        ; disable interrupt
    EINT
rs232_init_WDT
    MOV.B #XTS+DIVA_2,&BCSCTL1
                                        ; set the divider for ACLK to 2,
                                        ; high frequency oscillator
          #WDTPW+WDTTMSEL+WDTCNTCL+07h,&WDTCTL
                                        ; Reset, Timer Mode, Password, every 52.08µs
rs232 rec data
    BIS
         #CPUOFF+GIE.SR
                                        : CPU off
    BIC.B #LED3,&P2OUT
                                        : LED3 off
    BIT.B #rxd,&P1IN
                                        ; is the rx line high, or low?
rs232_push_buffer
    RRC
          data r
                                        ; push carry to reception buffer
                                        ; decrement bit counter
    DEC
          bits r
    JNZ
          rs232_rec_data
                                        ; read the next bit
rs232 stop bit
          #CPUOFF+GIE,SR
                                        ; CPU off
    BIS
    BIS
                                        ; set the data reception state to received!
           #04h,&data rx state
    MOV #WDTPW+WDTHOLD,&WDTCTL
                                        ; stop watchdog timer
rs232 start bit
                                        ; waits for the next start bit
    BIT.B #rxd,&P1IN
                                        ; wait for the falling edge of the
                                        ; start bit for synchronization
    JNZ
           rs232 start bit
    MOV #WDTPW+WDTTMSEL+WDTCNTCL+07h,&WDTCTL
                                        ; Reset, Timer Mode, Password, every 52.08µs
    MOV #08h, wait r
                                        ; init wait parameter
    CALL #wait x cycles
    MOV #08h,bits_r
                                        ; init bit counter
                                        ; swap high and low byte of the receive buffer
    SWPB data r
    MOV.B data_r,0201h(counter)
                                        : store the received data to RAM
                                        : for RF-Transmission
    DEC
                                        ; decrement the byte counter
           counter
                                        ; get the next byte
    JNZ
           rs232_rec_data
```



end CC1 INT

MOV #WDTPW+WDTHOLD,&WDTCTL

; stop watchdog timer BIS #040h,&data_rx_state ; set the status on waiting for acknowledge

CALL #checksum_s ; built checksum over received data

MOV #022h,counter ; init counter

CALL #send_RF ; send the received data out BIC #CPUOFF+GIE,0(SP) ; wake up from sleep mode

MOV #receive_RF,2(SP) ; do not return to the original address

; before the interrupt request, but start ; at the beginning of the receive_RF

; subroutine

RETI



Appendix O. CC2_INT — Capture Compare 2 Interrupt Routine

This routine detects the training sequence and the start bit of the transmitted data package. It is active during execution of *receive_RF*. Reception in several stages; this interrupt routine handles switching from one stage to another.




Figure O-1. Logic Diagram for CC2_INT



```
last change: October 19th 1999
purpose: RF-Reception
CC2 INT
                                      ; supports receive RF
     MOV
            #WDTPW+WDT26MS+WDTCNTCL+WDTTMSEL,&WDTCTL
                                      ; ACLK, ca.106ms, Timer Mode, Reset
     MOV
            RRFTAB(RSTAT),PC
                                       conditional jump depends on RSTAT
                                       RSTAT = 0, detecting the Trainingsequence
                                       RSTAT = 1. Trainingsquence detected, waiting
                                                  for the Start Bit
                                      ; RSTAT = 2, Start Bit detected, Data Reception
RRFTAB
           DW
                 RSTAT00
           DW
                 RSTAT01
           DW
                 RSTAT10
RSTAT00
     MOV
                                      ; save Reference Capture value
            &CCR2,res_new_r
     MOV
                                      ; copy Timer A value
            res_new_r,res_r
     SUB
            res old r,res r
                                      ; subtract the current Timer A value from the
                                      ; old one -> Bitwidth in cycles in res r
     MOV
            res new r,res old r
                                      : current value now -> old value later
test res r00
     SUB
            #038h,res_r
                                      ; subtract the average value from the
                                      ; measured value
     CMP
            #010h,res r
                                      ; is the detected signal 51-63 cycles long?
     JHS
            no_valid_pulse
     INCD
                                      ; first valid pulse detected
            RSTAT
                                      ; count this valid pulse
     INC
            wake_up_counter
     RETI
no_valid_pulse
     CLR
            RSTAT
                                      ; no the signal doesn't fit the wakeup sequence
     CLR
            wake_up_counter
                                      ; reset the wake up counter, received an
                                      ; invalid pulse
     RETI
RSTAT01
     MOV
                                      ; save Reference Capture value
            &CCR2,res_new_r
     MOV
                                      ; copy Timer A value
            res new r,res r
     SUB
                                      ; subtract the current Timer_A value from the
            res_old_r,res_r
                                      : old one -> Bitwidth in cycles in res r
                                      : current value now -> old value later
     MOV
            res new r,res old r
test res r01
     SUB
            #038h,res r
                                      ; subtract the average value from the
                                      ; measured value
     CMP
            #010h,res r
                                      ; is the detected signal 51-63 cycles long?
     JHS
            no valid pulse
     INC
            wake_up_counter
                                      ; next valid pulse
```



RETI

RSTAT10

MOV &CCR2,res_new_r ; save Reference Capture value

MOV res_new_r,res_r ; copy Timer_A value

SUB res_old_r,res_r ; subtract the current Timer_A value from ; the old one -> Bitwidth in cycles in res_r

MOV res_new_r,res_old_r ; current value now -> old value later

test res r10

SUB #0ACh,res_r ; subtract the average value from the

; measured value

CMP #028h,res_r ; is the detected signal x cycles long?

JGE invalid_bit ; restart detection, this is not a valid

; sequence

JHS no_start_bit

INCD RSTAT ; go to RSTATE 2, Data Reception, Start Bit

: detected

BIC #CCIE,&CCTL2 ; disable CCR2 interrupt

BIC #022h,&TACTL ; stop Timer_A and disable interrupt

no_start_bit

INC wake_up_counter ; count the pulses of the trainings sequence,

; to terninate at least after 8ms

CMP #02Fh,wake_up_counter ; compare the value of the counter with the

; maximum value of the pulses of the trainings

; sequence

JGE invalid_bit ;

RETI

invalid_bit

CMP #08h,wake_up_counter ; to avoid errors during the first run

JEQ invalid_bit_end ; skip clearing RSTAT

CLR RSTAT ; restart the detection, this is not a valid

; sequence

CLR wake_up_counter ; initialize the wake_up_counter

invalid_bit_end

RETI



Appendix P. WDT_INT — Watchdog Timer Interrupt Routine

 WDT_INT generates an exact timing for RF reception and transmission, and for timing the RS232 communication.

.*********	****** WDT Inter	rupt Routine ************************************
; last change	e: August 19th 1999	
; ; purpose: ; ;*********	generate periodical wake	up for communication routines (timing generation)
WDT_INT BIC RETI	#CPUOFF,0(SP)	; reactivate CPU



Appendix Q. Interrupt Vector Table

```
last change: 15th June 2000
reset
    RSEG
            INTVEC
    DW
            START
                                 ; 0FFE0h not used
    DW
            START
                                 : 0FFE2h not used
    DW
            START
                                 ; 0FFF4h P1 INT
    DW
            START
                                 ; 0FFE6h I/O Port P2
    DW
            START
                                 : 0FFE8h not used
    DW
            START
                                 ; 0FFEAh not used
    DW
            START
                                 ; 0FFECh not used
    DW
            START
                                 : 0FFEEh not used
    DW
            TA_INT
                                 ; 0FFF0h Timer_A, CCIFG1, CCIFG2, TAIFG
    DW
            START
                                 ; 0FFF2h CC0_INT
    DW
            WDT_INT
                                 ; 0FFF4h Watchdog Timer in timer mode
    DW
            START
                                 ; 0FFF6h not used
    DW
            START
                                 ; 0FFF8h not used
    DW
            START
                                 : 0FFFAh not used
    DW
            START
                                 ; 0FFFCh NMI, Oscillator fault
            START
                                 ; 0FFFEh Power On Reset, WDTIFG
    DW
    END
            main
```



Appendix R. Header File Special and standard definitions for the MSP-EVKTRF6900 (Revision B), * used Device: MSP430F1121 * last change: 19.6.2000 * Texas Instruments STATUS REGISTER BITS #define C 0x0001 #define Z 0x0002 #define N 0x0004 #define V 0x0100 #define GIE 0x0008 #define CPUOFF 0x0010 #define OSCOFF 0x0020 #define SCG0 0x0040 #define SCG1 0x0080 /* Low Power Modes coded with Bits 4-7 in SR */ /* Begin #defines for assembler */ #ifndef IAR SYSTEMS ICC #define LPM0 **CPUOFF** #define LPM1 SCG0+CPUOFF #define LPM2 SCG1+CPUOFF #define LPM3 SCG1+SCG0+CPUOFF #define LPM4 SCG1+SCG0+OSCOFF+CPUOFF /* End #defines for assembler #else /* Begin #defines for C #define LPM0 bits CPUOFF #define LPM1 bits SCG0+CPUOFF #define LPM2_bits SCG1+CPUOFF #define LPM3_bits SCG1+SCG0+CPUOFF #define LPM4 bits SCG1+SCG0+OSCOFF+CPUOFF #include "In430.h" /* Enter Low Power Mode 0 */ #define LPM0 BIS_SR(LPM0_bits) */ #define LPM0_EXIT _BIC_SR(LPM0_bits) /* Exit Low Power Mode 0 */ #define LPM1 BIS_SR(LPM1_bits) /* Enter Low Power Mode 1 /* Exit Low Power Mode 1 */ #define LPM1_EXIT _BIC_SR(LPM1_bits) */ #define LPM2 BIS SR(LPM2 bits) /* Enter Low Power Mode 2 */ #define LPM2_EXIT _BIC_SR(LPM2_bits) /* Exit Low Power Mode 2 */ BIS_SR(LPM3_bits) /* Enter Low Power Mode 3 #define LPM3 */ #define LPM3_EXIT _BIC_SR(LPM3_bits) /* Exit Low Power Mode 3 */ _BIS_SR(LPM4_bits) /* Enter Low Power Mode 4 #define LPM4 */ #define LPM4_EXIT _BIC_SR(LPM4_bits) /* Exit Low Power Mode 4



	/* End #defines for C	*/
MAP		
N REGISTER ADDRESSI	ES + CONTROL BITS	
0x0000 = IE1_; 0x01 0x02 0x10 0x20	/* Interrupt Enable 1	*/
0x0002 = IFG1_; 0x01 0x02	/* Interrupt Flag 1	*/
0x10		
0x0004 = ME1_;	/* Module Enable 1	*/
0x0001 = IE2_;	/* Interrupt Enable 2	*/
0x0003 = IFG2_;	/* Interrupt Flag 2	*/
0x0005 = ME2_;	/* Module Enable 2	*/
3		
0x0120 = WDTCTL_; been prefixed with "WDT 0x0001 0x0002 0x0004 0x0008 0x0010 0x0020 0x0040 0x0080 0x5A00	/* Watchdog Timer Control " */	*/
	MAP ***********************************	MAP N REGISTER ADDRESSES + CONTROL BITS 0x0000



```
/* WDT-interval times [1ms] coded with Bits 0-2 */
/* WDT is clocked by fMCLK (assumed 1MHz) */
                         WDTPW+WDTTMSEL+WDTCNTCL
#define WDT_MDLY_32
                                        /* 32ms interval (default) */
#define WDT MDLY 8
                         WDTPW+WDTTMSEL+WDTCNTCL+WDTIS0
                                               " */
                                        /* 8ms
#define WDT MDLY 0 5
                         WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1
                                        /* 0.5ms " */
#define WDT_MDLY_0_064
                         WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1+WDTIS0
                                        /* 0.064ms " */
/* WDT is clocked by fACLK (assumed 32KHz) */
#define WDT_ADLY_1000
                         WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL
                                        /* 1000ms " */
#define WDT ADLY 250
                         WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS0
                                        /* 250ms " */
#define WDT ADLY 16
                         WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1
                                        /* 16ms " */
#define WDT_ADLY_1_9 WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0
                                        /* 1.9ms " */
/* Watchdog mode -> reset after expired time */
/* WDT is clocked by fMCLK (assumed 1MHz) */
#define WDT_MRST_32
                         WDTPW+WDTCNTCL
                                        /* 32ms interval (default) */
#define WDT MRST 8
                         WDTPW+WDTCNTCL+WDTIS0
                                        /* 8ms " */
#define WDT MRST 0 5
                         WDTPW+WDTCNTCL+WDTIS1
                                        /* 0.5ms " */
#define WDT MRST 0 064
                         WDTPW+WDTCNTCL+WDTIS1+WDTIS0
                                        /* 0.064ms " */
/* WDT is clocked by fACLK (assumed 32KHz) */
#define WDT_ARST_1000
                         WDTPW+WDTCNTCL+WDTSSEL
                                        /* 1000ms " */
#define WDT_ARST_250
                         WDTPW+WDTCNTCL+WDTSSEL+WDTIS0
                                        /* 250ms " */
                         WDTPW+WDTCNTCL+WDTSSEL+WDTIS1
#define WDT ARST 16
                                        /* 16ms " */
#define WDT ARST 1 9
                         WDTPW+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0
                                        /* 1.9ms " */
/* INTERRUPT CONTROL */
/* These two bits are defined in the Special Function Registers */
/* #define WDTIE
                      0x01 */
/* #define WDTIFG
                      0x01 */
* DIGITAL I/O Port1/2
#define
                         0x0020
                                      /* Port 1 Input
                                                                 */
         P1IN
const sfrb P1IN
                         = P1IN ;
#define
         P1OUT
                         0x0021
                                      /* Port 1 Output
                                                                 */
                         = P10UT ;
sfrb
         P10UT
#define
         P1DIR_
                         0x0022
                                      /* Port 1 Direction
sfrb
         P1DIR
                         = P1DIR_;
```



#define sfrb	P1IFG_ P1IFG	0x0023 = P1IFG_;	/* Port 1 Interrupt Flag	*/	
#define sfrb	P1IES_ P1IES	= P11FG_, 0x0024 = P1IES_;	/* Port 1 Interrupt Edge Select	*/	
#define sfrb	P1IE_ P1IE_	0x0025 = P1IE_;	/* Port 1 Interrupt Enable	*/	
#define sfrb	P1SEL_ P1SEL	0x0026 = P1SEL_;	/* Port 1 Selection	*/	
#define const sfrb	P2IN_ P2IN	0x0028 = P2IN_;	/* Port 2 Input	*/	
#define	P2OUT_ P2OUT	0x0029 = P2OUT_;	/* Port 2 Output	*/	
#define sfrb	P2DIR_ P2DIR	0x002A = P2DIR_;	/* Port 2 Direction	*/	
#define sfrb	P2IFG_ P2IFG	0x002B = P2IFG_;	/* Port 2 Interrupt Flag	*/	
#define sfrb	P2IES_ P2IES	0x002C = P2IES_;	/* Port 2 Interrupt Edge Select	*/	
#define sfrb	P2IE_ P2IE	0x002D = P2IE ;	/* Port 2 Interrupt Enable	*/	
#define sfrb	P2SEL_ P2SEL	0x002E = P2SEL_;	/* Port 2 Selection	*/	
* Timer_A			*************		
#define sfrw	TAIV_ TAIV	0x012E = TAIV_;	/* Timer A Interrupt Vector Wor	d	*/
#define sfrw	TACTL_ TACTL	0x0160 = TACTL_;	/* Timer A Control		*/
#define sfrw	CCTL0_ CCTL0	0x0162 = CCTL0_;	/* Timer A Capture/Compare C	ontrol 0	*/
#define sfrw	CCTL1_ CCTL1	0x0164 = CCTL1_;	/* Timer A Capture/Compare C	ontrol 1	*/
#define sfrw	CCTL2_ CCTL2	0x0166 = CCTL2_;	/* Timer A Capture/Compare C	ontrol 2	*/
#define sfrw	CCTL3_ CCTL3	0x0168 = CCTL3_;	/* Timer A Capture/Compare C	ontrol 3	*/
#define sfrw	CCTL4_ CCTL4	0x016A = CCTL4_;	/* Timer A Capture/Compare C	ontrol 4	*/
#define sfrw	TAR_ TAR	0x0170 = TAR_;	/* Timer A		*/
#define sfrw	CCR0_ CCR0	0x0172 = CCR0_;	/* Timer A Capture/Compare 0		*/
#define sfrw	CCR1_ CCR1	0x0174 = CCR1_;	/* Timer A Capture/Compare 1		*/
#define sfrw	CCR2_ CCR2	0x0176 = CCR2_;	/* Timer A Capture/Compare 2		*/
#define sfrw	CCR3_ CCR3	0x0178 = CCR3_;	/* Timer A Capture/Compare 3		*/



#define sfrw	CCR4_ CCR4	0x017A = CCR4_;	/* Timer A Capture/Compare 4	*/	
#define	TASSEL2 TASSEL1 TASSEL0 ID1 ID0 MC1 MC0 TACLR TAIE TAIFG	0x0400 0x0200 0x0100 0x0080 0x0040 0x0020 0x0010 0x0004 0x0002 0x0001	/* to distinguish from UART SSELx	*/	
#define	MC_0 MC_1 MC_2 MC_3 ID_0 ID_1 ID_2 ID_3 TASSEL_0 TASSEL_1 TASSEL_2 TASSEL_3 CM1 CM0 CCIS1 CCIS0 SCS SCCI CAP OUTMOD2 OUTMOD1 OUTMOD0 CCIE CCI OUT	00*10h 01*10h 02*10h 03*10h 00*40h 01*40h 02*40h 03*40h 00*100h 01*100h 02*100h 03*100h 02*100h 03*000 0x4000 0x2000 0x1000 0x0800 0x0400 0x00400			
#define	COV CCIFG OUTMOD_0 OUTMOD_1 OUTMOD_2 OUTMOD_3 OUTMOD_4 OUTMOD_5 OUTMOD_6 OUTMOD_7 CCIS_0 CCIS_1 CCIS_2 CCIS_3	0x0002 0x0001 00*20h 01*20h 02*20h 03*20h 04*20h 05*20h 06*20h 07*20h 00*1000h 01*1000h 02*1000h			



Define					
Description	#define	CM 0	00*4000h		
define CM_2 02*4000h define CM_3 03*4000h define CM_3 03*4000h define CLEAR 0x0004 /* clear the Timer_A */ define CMPOS 0x4000 /* select rising edge */ define CMNEG 0x8000 /* select falling edge */ define CMNEG 0x8000 /* select geney edge */ define CMNHC 0x0020 /* continuous up mode */ define MCLK 0x0200 /* select MCLK as clokc source */ **Basic Clock Module** **Basic Clock System Control */ frb DCOCTL = DCOCTL_; define BCSCTL1 = BCSCTL1_; define BCSCTL2 0x0057 /* Basic Clock System Control 1 */ frb BCSCTL2 0x0058 /* Basic Clock System Control 2 */ trb BCSCTL2 BCSCTL2_; define MOD0 0x01 define MOD1 0x02 define MOD2 0x04 define MOD3 0x08 define MOD3 0x08 define MOD4 0x10 define DCO0 0x20 define DCO1 0x40 define DCO1 0x40 define DCO2 0x80 define RSEL0 0x01 define DCO3 0x08 define DVA0 0x10 define DVA0 0x10 define DVA0 0x10 define DIVA1 0x20 define DIVA0 0x10 define DIVA0 0x10 define DIVA0 0x10 define DIVA0 0x10 define DIVA0 0x40 define DIVA1 0x20 define DIVA1 0x20 define DIVA1 0x20 define DIVA1 0x20 define DIVA1 0x40 define DIVA2 0x40 define DIVA3 0x40 define DIVA4 0x40 define DIVA5 0x40 defi					
CEAR					
define CLEAR 0x0004 /* clear the Timer_A 7/ define CMPOS 0x4000 /* select rising edge 7/ define CMNEG 0x8000 /* select rising edge 7/ define CMNTG 0x8000 /* select every edge 7/ define CONTUP 0x0020 /* continuous up mode 7/ define MCLK 0x0200 /* select MCLK as cloks source 7/ Basic Clock Module Basic Clock System Control 7/ Basic Clock System Control 8/ Basic Clock System Control 9/ Basic Cl					
define CMPOS 0X4000 /* select rising edge	domino	0111_0	00 100011		
define CMPOS 0X4000 /* select rising edge	define	CLEAR	0x0004	/* clear the Timer A	*/
define CMNEG 0x8000 /* select falling edge					
define CMANY 0xC000 /* select every edge */ define CONTUP 0x0020 /* continuous up mode */ define MCLK 0x0200 /* select MCLK as cloke source */ ***Basic Clock Module*** **** ***Basic Clock Module** **** ***Basic Clock Module** *** ***Basic Clock Module** *** ***Basic Clock Module** *** ***Basic Clock Frequency Control */ frib DCOCTL = DCOCTL_; define BCSCTL1 = BCSCTL1; define BCSCTL2 0x0056 /* Basic Clock System Control 1 */ frib BCSCTL2 = BCSCTL1; define MCSCTL2 = BCSCTL2_; define MOD0 0x01 define MOD1 0x02 define MOD2 0x04 define MOD2 0x04 define MOD3 0x08 define MOD3 0x08 define DCO0 0x20 define DCO1 0x40 define DCO2 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL1 0x02 define RSEL2 0x04 define BCSCT 0x04 define DIVA1 0x20 define DIVA1 0x20 define DIVA1 0x20 define DIVA1 0x20 define DIVA1 0x02 define DIVA1 0x02 define DIVA1 0x02 define DIVA1 0x02 define DIVA1 0x00 define DIVA1 0x0	define				
define CONTUP 0x0020 /* continuous up mode */ define MCLK 0x0200 /* select MCLK as cloke source */ Basic Clock Module ** define DCOCTL 0x0056 /* DCO Clock Frequency Control */ frb DCOCTL = DCOCTL; define BCSCTL1 0x0057 /* Basic Clock System Control 1 */ frb BCSCTL2 0x0058 /* Basic Clock System Control 2 */ br BCSCTL2 = BCSCTL2; define BCSCTL2 = BCSCTL2; define MOD0 0x01 0x02 define MOD1 0x02 define MOD1 0x02 define MOD2 0x04 define DCO0 0x20 define DCO0 0x20 define DCO1 0x40 define DCO2 0x80 define DCO2 0x80 define DCO2 0x80 define RSEL1 0x02 define RSEL1 0x02 define RSEL1 0x02 define DCO3 0x04 define DCO4 0x10 define DCO4 0x10 define DCO5 0x80 define DCO4 0x10 define DCO5 0x80 define DCO4 0x10 define DCO5 0x80 define DCO5 0x92 dCO5					
### Acceptable of the control of the					
Basic Clock Module "" define DCOCTL					
Basic Clock Module define DCOCTL			07.0200	, 30.001	,
define DCOCTL_ 0x0056 /* DCO Clock Frequency Control */ fith DCOCTL = DCOCTL_; define BCSCTL1_ 0x0057 /* Basic Clock System Control 1 */ fith BCSCTL1 = BCSCTL1_; define BCSCTL2_ 0x0058 /* Basic Clock System Control 2 */ fith BCSCTL2 = BCSCTL2_; define MOD0 0x01 define MOD1 0x02 define MOD1 0x02 define MOD2 0x04 define MOD3 0x08 define MOD4 0x10 define DCO0 0x20 define DCO1 0x40 define DCO2 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define RSEL2 0x04 define XT5V 0x08 define DIVA0 0x10 define DIVA1 0x20 define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DIVS1 0x04 define DIVS1 0x04 define DIVS1 0x04 define DIVS1 0x04 define SELMO 0x10 define SELMO 0x01 define DIVM1 0x20 define DIVS1 0x04 define DIVS1 0x04 define DIVS1 0x04 define SELMO 0x40			******	*************	******
firb DCOCTL = DCOCTL; define BCSCTL1 = DX0057 /* Basic Clock System Control 1 */ firb BCSCTL2			******	************	******
firb DCOCTL = DCOCTL; define BCSCTL1 = DX0057 /* Basic Clock System Control 1 */ firb BCSCTL2					
define BCSCTL1		_		/* DCO Clock Frequency Control	*/
### BCSCTL1				/* Rasic Clock System Control 4	*/
BCSCTL2		_			/
frb BCSCTL2 = BCSCTL2; define MOD0 0x01 define MOD1 0x02 define MOD2 0x04 define MOD3 0x08 define MOD4 0x10 define DCO0 0x20 define DCO1 0x40 define DCO2 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL1 0x02 define RSEL1 0x04 define DIVA0 0x10 define XT5V 0x08 define DIVA0 0x10 define DIVA0 0x10 define DIVA1 0x20 define XT5 0x40 define XT5F 0x80 define DCOR 0x01 define DCOR 0x01 define DVS1 0x04 define DIVS1 0x04 define SELS 0x08 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define SELS 0x08 define DIVM1 0x20 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define SELS 0x08 define SELS 0x08 define SELM0 0x40 define SELM0 0x40 define SELM0 0x40 define SELM1 0x80					*/
define MOD0 0x01 define MOD1 0x02 define MOD2 0x04 define MOD3 0x08 define MOD4 0x10 define DC00 0x20 define DC01 0x40 define DC02 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define RSEL2 0x04 define BVA0 0x10 define RSEL4 0x02 define RSEL5 0x08 define RSEL7 0x08 define RSEL8 0x08 define DIVA0 0x10 define DVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DVA1 0x02 define SELS 0x08 define DVA1 0x04 define DVA1 0x04 define SELS 0x08 define DVA1 0x04 define DVA1 0x04 define DVA1 0x04 define SELS 0x08 define SELS 0x08 define SELS 0x08 define SELS 0x08 define SELM 0x40 define SELM1 0x80				•	/
define MOD1 0x02 define MOD2 0x04 define MOD3 0x08 define MOD4 0x10 define DC00 0x20 define DC01 0x40 define DC02 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define RSEL2 0x04 define DIVA0 0x10 define DIVA0 0x10 define DIVA1 0x20 define XTS 0x40 define XTS 0x40 define XTOFF 0x80 define DIVS0 0x02 define DIVS0 0x02 define DIVS1 0x04 define DIVS1 0x04 define SELS 0x08 define SELM0 0x40 define SELM1 0x80					
define MOD2 0x04 define MOD3 0x08 define MOD4 0x10 define DCO0 0x20 define DCO1 0x40 define DCO2 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define RSEL2 0x04 define DIVAO 0x10 define DIVAO 0x10 define DIVAT 0x20 define XTS 0x40 define XTS 0x40 define DVST 0x80 define DCOR 0x01 define DVST 0x02 define DVST 0x04 define DVSO 0x02 define DVSO 0x02 define DVSO 0x02 define DIVSO 0x02 define DIVST 0x04 define SELS 0x08 define SELS 0x08 define SELMO 0x40					
define MOD3 0x08 define MOD4 0x10 define DC00 0x20 define DC01 0x40 define DC02 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define RSEL2 0x04 define DIVA0 0x10 define DIVA0 0x10 define XTS 0x40 define XTS 0x40 define XTOFF 0x80 define DCOR 0x01 define DIVS1 0x02 define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define SELS 0x08 define DIVM0 0x10 define SELS 0x08 define DIVM1 0x20 define SELS 0x08 define DIVM1 0x20 define SELS 0x08 define DIVM0 0x10 define SELM0 0x40 define SELM0 0x40 define SELM0 0x40 define SELM1 0x80					
define MOD4 0x10 define DCO0 0x20 define DCO1 0x40 define DCO2 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define RSEL2 0x04 define DIVA0 0x10 define DIVA0 0x10 define XTS 0x40 define XTS 0x40 define DVA1 0x20 define XTS 0x40 define DVA1 0x02 define DVA1 0x02 define DVA1 0x02 define DVA1 0x02 define DVA1 0x04 define SELS 0x08 define DVA1 0x04 define SELS 0x08 define DVA1 0x20 define SELS 0x08 define DVA1 0x20 define SELM0 0x40 define SELM0 0x40 define SELM1 0x80					
define DCO0 0x20 define DCO1 0x40 define DCO2 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define RSEL2 0x04 define DIVA0 0x10 define DIVA1 0x20 define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DCOR 0x01 define DIVS0 0x02 define DIVS1 0x04 define DIVS1 0x04 define DIVS1 0x04 define DIVM0 0x10 define DIVM0 0x10 define SELS 0x08 define DIVM1 0x20 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 Tlash Memory Flash Memory Flash Memory					
define DCO1 0x40 define DCO2 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define DIVA0 0x10 define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80					
define DCO2 0x80 define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define DIVA0 0x10 define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80					
define RSEL0 0x01 define RSEL1 0x02 define RSEL2 0x04 define DIVA0 0x10 define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DOOR 0x01 define DIVS0 0x02 define DIVS1 0x04 define DIVS1 0x04 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM0 0x40 define SELM1 0x80					
define RSEL1 0x02 define RSEL2 0x04 define XT5V 0x08 define DIVA0 0x10 define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DIVS0 Ox02 define DIVS0 Ox04 define DIVM1 Ox04 define SELS Ox08 define DIVM0 Ox10 define DIVM1 Ox20 define DIVM1 Ox20 define SELM0 Ox40 define SELM1 Ox80 Tables Flash Memory	define	DCO2	0x80		
define RSEL1 0x02 define RSEL2 0x04 define XT5V 0x08 define DIVA0 0x10 define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DIVS0 Ox02 define DIVS0 Ox04 define DIVM1 Ox04 define SELS Ox08 define DIVM0 Ox10 define DIVM1 Ox20 define DIVM1 Ox20 define SELM0 Ox40 define SELM1 Ox80 Tables Flash Memory	define	RSEL0	0x01		
define RSEL2 0x04 define XT5V 0x08 define DIVA0 0x10 define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DCOR 0x01 define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 **********************************					
define XT5V 0x08 define DIVA0 0x10 define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 Telash Memory Newson					
define DIVA0 0x10 define DIVA1 0x20 define XTS 0x40 define DCOR 0x80 define DIVSO 0x02 define DIVS1 0x04 define SELS 0x08 define DIVMO 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80					
define DIVA1 0x20 define XTS 0x40 define XTOFF 0x80 define DCOR 0x01 define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80					
define XTS 0x40 define XTOFF 0x80 define DCOR 0x01 define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 ********************************					
define XTOFF 0x80 define DCOR 0x01 define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80					
define DCOR 0x01 define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 **********************************					
define DIVS0 0x02 define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 Flash Memory	401111U	X1011	0,00		
define DIVS1 0x04 define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 **********************************	define	DCOR	0x01		
define SELS 0x08 define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 **********************************	define	DIVS0	0x02		
define DIVM0 0x10 define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 **********************************	define	DIVS1	0x04		
define DIVM1 0x20 define SELM0 0x40 define SELM1 0x80 **********************************	define	SELS	80x0		
define SELM0 0x40 define SELM1 0x80 **********************************	define	DIVM0	0x10		
define SELM1 0x80 **********************************	define	DIVM1	0x20		
**************************************	define				
Flash Memory	define	SELM1	0x80		
Flash Memory	*****	*****	******	*********	*****
***************************************	Flash Me	emory			
	:*******	******	*******	************	*******
define FCTL1_ 0x0128 /* FLASH Control 1 */	define	FCTL1	0x0128 /	* FLASH Control 1 */	



sfrw #define sfrw #define sfrw	FCTL1 FCTL2_ FCTL2 FCTL3_ FCTL3	= FCTL1_; 0x012A = FCTL2_; 0x012C = FCTL3_;	/* FLASH Control 2 /* FLASH Control 3	*/
#define #define #define	FRKEY FWKEY FXKEY	0x9600 0xA500 0x3300	/* for use with XOR instruction	*/
#define #define #define #define	ERASE MERAS WRT SEGWRT	0x0002 0x0004 0x0040 0x0080		
#define #define #define #define #define #define #define #define	FN0 FN1 FN2 FN3 FN4 FN5 FSSEL0 FSSEL1	0x0001 0x0002 0x0004 0x0008 0x0010 0x0020 0x0040 0x0080	/* to distinguish from UART SSE	Lx */
#define #define #define #define #define #define	BUSY KEYV ACCVIFG WAIT LOCK EMEX	0x0001 0x0002 0x0004 0x0008 0x0010 0x0020		
* Comparat	or A		*************	
#define sfrb #define sfrb #define	CACTL1_ CACTL1 CACTL2_ CACTL2 CAPD_ CAPD CAIFG CAIE CAIES CAON CAREF0 CAREF1 CARSEL CAEX	0x0059 = CACTL1_; 0x005A /* Cor = CACTL2_; 0x005B /* Cor = CAPD_; 0x01 0x02 0x04 0x08 0x10 0x20 0x40 0x80	/* Comparator A Control 1 mparator A Control 2 mparator A Port Disable	*/
#define #define #define #define	CAOUT CAF P2CA0 P2CA1	0x01 0x02 0x04 0x08		



```
CACTL24
#define
                     0x10
#define
          CACTL25
                     0x20
#define
          CACTL26
                     0x40
#define
          CACTL27
                     0x80
#define
          CAPD0
                     0x01
#define
          CAPD1
                     0x02
#define
          CAPD2
                     0x04
#define
          CAPD3
                     0x08
#define
          CAPD4
                     0x10
#define
          CAPD5
                     0x20
#define
          CAPD6
                     0x40
#define
          CAPD7
                     0x80
* Interrupt Vectors (offset from 0xFFE0)
#define
          WDT_VECTOR
                            10 * 2
                                   /* 0xFFF4 Watchdog Timer
         NMI_VECTOR
#define
                            14 * 2
                                   /* 0xFFFC Non-maskable
                                                                    */
#define
                            15 * 2
                                  /* 0xFFFE Reset [Highest Priority]
                                                                    */
          RESET_VECTOR
                            2 * 2
                                                                    */
#define
          PORT1 VECTOR
                                   /* 0xFFE4 Port 1
          PORT2 VECTOR
                            3 * 2
                                                                    */
#define
                                   /* 0xFFE6 Port 2
                                                                    */
#define
          TIMERA1 VECTOR 8 * 2
                                   /* 0xFFF0 Timer A CC1-2, TA
#define
          TIMERA0 VECTOR 9 * 2 /* 0xFFF2 Timer A CC0
                                                                    */
#define
          COMPARATORA VECTOR 11 * 2
                                        /* 0xFFF6 Comparator A
* Port 1 definition for the MSP-EVKTRF6900
#define
          data
                    0x0080 /* P1.7 DATA, programming data into the TRF6900
                                                                      */
#define
          SDA
                    0x0080 /* P1.7 SDA, SDA line for IIC-LCD
                                                                       */
#define
                                                                       */
                    0x0040 /* P1.6 CLK, programming clock for the TRF6900
          clk
                                                                       */
#define
          SCL
                    0x0040 /* P1.6 SCL, SCL line for the IIC-LCD
                    0x0020 /* P1.5 STROBE, STROBE line to the TRF6900
                                                                       */
#define
          strobe
                                                                       */
#define
          tx
                    0x0010 /* P1.4 TXDATA, transmit data to the TRF6900
#define
          rx
                    0x0008 /* P1.3 RXDATA, receive data from TRF6900
                                                                       */
#define
          rxd
                    0x0004 /* P1.2 RXD MSP, receive data from RS232
                                                                       */
                    0x0002 /* P1.1 TXD_MSP, sent data to the PC via RS232
                                                                       */
#define
          txd
#define
          stdb_rs232 0x0001 /* P1.0 RS232 standby mode (when set)
* Port 2 definition for the MSP-EVKTRF6900
                    #define
          stdb_trf6900 0x0020 /* P2.5 Standby Mode for the TRF6900
                                                                       */
#define
                    0x0010 /* P2.4 Lock Detect, the PLL has locked at the
          lockdet
                            selected frequency
#define
          LED3
                    0x0008 /* P2.3 System Mode LED
                                                                       */
                    0x0004 /* P2.2 request to send (RS232)
#define
          rts
#define
                    0x0002 /* P2.1 Mode 1 or Mode 0
                                                                       */
          mode
#define
          cts
                    0x0001 /* P2.0 clear to send (RS232)
```



/********	******	******	*******************	*****
	DEFINITIONS			
********	*******	*****	*********************	*******
#define	MSTOP	020000	/* Stop Mode	*/
#define			/* Stop Mode /* Continuous Mode	/ */
#ueiiie	MCOM	0,0020	/ Continuous Mode	/
/********	******	*****	**************	*****
* Basic Clod	ck Module			
*****	******	******	*****************	***********/
#define	DIVA_2	0x0010	/* divide ACLK by 2	*/
/********	******	*****	***************************************	*****
•				
* Register D		*****	****************	*******
				,
#define	data r	R4	/* current transmitted or received byte	*/
#define	word_trf	R4	/* programming buffer for the TRF6900	
			registers	*/
#define	bits_r	R5	/* bit counter, counts the bits of the current	
			byte	*/
#define	address_r	R6	/* pointer to RAM address of the current	+1
#define	word b	De	received or transmitted byte	*/
#define	word_h	R6	/* the high byte of the TRF6900 programming word	*/
#define	word I	R7	/* the low byte of the TRF6900 programming	,
"define	word_r	137	word	*/
#define	address_star	t R7	/* start addres for transmission	*/
#define	RSTAT	R8	/* state of the reception	*/
#define	chcksum_r	R8	/* checksum of the received data	*/
#define	chcksum_s	R9	/* checksum of the transmitted data	*/
#define	wait_r	R9	/* counter register for all waiting loops	** /
44 a £: a		unton Da	(no collusion with res_new_r possible)	*/
#define	wake_up_co	unter RT	0 /* counter for valid pulses during training phase	*/
#define	counter	R10	/* universal counter	*/
#define	current	R11	/* buffer for the current result of Timer_A	*/
#define	previous	R12	/* buffer for the previous result of Timer_A	*/
#define	res_old_r	R13	/* old value of the CCR2	*/
#define	res_new_r	R14	/* new value of the CCR2	
			difference gives pulse width -> res_r (both	
		D.1-	only during the RF reception)	*/
#define	res_r	R15	/* width of the recently received puls, only	*/
#define	tr counter	R15	during RF reception	*/ */
#define	tr_counter rs232 counter		/* counter for the training sequence /* used for the detection of the high and low	1
#UGIIII G	13202_COUITE	. 1110	byte during the rs232 reception	*/
			Sylo during the rozer reception	'



/******	******	*****	*************	******
* Bits	*****	******	***************************************	******
/******	*******	******	***************	*******
#define	data	0x0080		
/********* * Clock ******	******	*****	**************************************	************* *******
#define #define	clock_new_1 clock_new_2		/* ACLK 1/8 from external crystal /* MCLK directly from LFXTCL SMCLK directly from MCLK	*/ */
/********** * Watchdo	************** og Timer ********	******	**************************************	*****************
#define	WDT26MS	0x0005	/* set the timing to 26 microseconds	*/
/********* * Other Re	egisters for RF tra	ansmission	***************************************	***********************
sfrw	data_rx_state	= 0x0248;	/* stores the state of the RF and RS232 /* reception	*/ */

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated