1/7 Review Questions from Chapter 13

13-10. How many characters per second can be transmitted over a 57,600 band line in each of the following modes?

(a) Asynchronous serial transm. with two stop bits:

57600 / (8+2+1) = 5236 chars/secASCII Stop bit
bits

(b) For one stop bit: 57600/(8+2)...

(c) Repeat for 115,200 band line.

13-11. Sketch the timing diagram of the 11-bitr that are transmitted over an async. serial communication line when transmitting E. (LSB first + parity)

2/7 70 0000 10 1 1 Stop bits: 2.

Start

E = 1000101 parity 3 1s => parity=1 Note LSB pirst: 1000 101 => 1010001 13-12. What is the difference between the sync & async serial transfer of info? Sync. data transm. require: * receiver + transmitter to sync. clocks using SYNC bytes. * also uses special commands. Async. data transm. require: * Start + Stop bits for comm. * parity bit for data check. 13-13. Sketch the waveforms for the SYNC pattern used for USB and the corresponding NRZI waveform. Explain why the pattern selected is a good choice for achieving synchronization.

3/7 SYNC = 0000 0001 There are: 70', & 1"1." Starting from (0) 1010 1011. 3 that we are starting Here, assume starting from (1) 01010100. S from 1. => Many edges to synchronize on. (13-14) The following stream of data is to be transmitted by USB: 0111 1111 0010 0000 1111 1101 1111 1101 (a) Assuming that bit stuffing is not used, sketch the NRZI waveform. Ans: Start with 1: (1)0000 0000 1001 0101 1111 1100 0000 0010 (b) Modify the stream by applying bit Ans: Stort with 1. Apply 0 before 7'1's. 0111 111(0) 1 0010 0000

1111 1101 1111 110101

4/3 13-15 The 8-bit word "Bye" is to be transmitted to a device address 39 and endpoint 2. List the Output and Data Oo packets and the Handshake packet for a Stall for this transmission.

$$39 = 32 + 7 = 0100111$$

 $2 = 0010$
 $4-bits$

Output packet:

SYNC Type 8-bits 100	e check	Device Addr	0010 Eng	CRC	EOP
-------------------------	---------	-------------	-------------	-----	-----

Data packet:

LEVNC	Tupe	Check	ASCII-LSB("Bye")	CRC	EOY
5 1100	1,90	211	Hack Fool page	01001	1
1 @ hits	1100	10011			
0-13					

Handshake packet:

SAMC	Type	Check 1000	EOP
------	------	---------------	-----

Priority interrupt shown in Fig. 13-15

When device O requests an interrupt after device 2 has sent an interrupt request to the CPU, but before the CPU responds with ACK?

Ans:	Dev O				Dev 1			Dev 2				
Description	PI	PO	RF	CAV	PI	PO	RF	VAD	PI	P0	RF	VAD
Initially	0	0	0	_	0	0	0	-	0	0	1	-
Before CPU	0	0	1	_	0	0	0	-	0	0	l	-
After CPU acks	1	0	1	0	0	0	0	-	0	0	١	_

13-25 It is necessary to transfer 1024 words from a magnetic disk to a section of memory stocrting from address 2048. The transfer is by means of DMA as shown in Fig. 13-20.

(a) Give the initial values that the CPU must transfer to the DMA controller.

6/4 Ans: (a) CPU initiates DMA by: - transferring 1024 to word counter - transferring 2048 to address reg. (b) Give the step by step account of the actions taken during the input of the first two words. (1) I/O Device sends the DMA controller a "DMA request". 2) DMA sends BR to CPU. 3 CPU responds with BG. (21) contents of DMA address reg. on A address bus: - DMA sendr "DMA ack" to First I/o device - Address 2048+(1024-WCR) on address bus. - DMA enables the Write control - Data word is placed on the data but by I/O device. - Decrement WCR


7/7

Dif DMA receives a "DMA req" then repeats D, else disable BR

6) CPU reads were to determine how many bytes are left to transfer.

This problem refers to a modification of problem 2 in the midterm.

1) (a) For the architecture blocks below:



Indicate how we can:

(i) provide a pipelined solution to


the problem of speeding up execution.

the problem of speeding up execution.

(ii) for each pipeline stage, please indicate

an appropriate name

Ans: The basic idea is to break up the long combinational delay chain by introducing registers and flip-flops.



What are: (i) maximum operating frequency of the original circuit, (ii) maximum operating frequency of the pipelined design.

```
Ans: (i) Compute the maximum delay:

- We must follow through every possible both:
 Path A: Start with the register file.
 TA = Treg-file-right - x-box + Tfunction-block
       + (Tsetup + Thold) + Treg-file-left
   = (2+2+8+(1+1)+2) ns
  = 16~5
=> fA = 62.25 MHZ
Path B: TB = TA - Tx-box + Ty-box
                = 16ms - 2ms + 5ms
                = 19ns.
=> PB= 52.632 MHZ
```

 $\Rightarrow foriginal = min (f_A, f_B)$ = 52.632 MHz

(ii) There are several stages: TWB = Treg-file-left + (Thold + Tsetup)
= 2ns + Ins + Ins = dns ToF = Treg-file-right + (Thold + Tsetup) = 4ns $T_{E\times 1,A} = \left(T_{hold} + T_{setup}\right) + T_{X-block}$ = 2ns + 2ns = 4nsTEXI, B = (Thold + Tsetup) + Ty-block = 2ns + 5ns = 7ns largest

delay in Ex1.

TEX2 = (Thold + Tsetup) + Tfunction-block = 2ns + 8ns Tmax = max (TwB, ToF, Texl,A, Texl,B, Tex2) = 10 NS => fpipelined = 100 MHZ

10 Show the execution of: ADD R3, R1, R2 SUB RO, R1, R2 Avs: 1 2 3 4 5 67 8 9 10 11 R3 = R1 + R2 OF EXIEX2 WB OF EXI EXZ WB ROC RI-RZ 1@ When the pipeline is fully Utilized and there are no data dependencies, what is the speedup? Ans: This is the ideal case where: * we execute one instruction per cycle. 50, Speedup = $\frac{1903}{1000} = \frac{1.9}{1000}$ 10 Consider:

10 Consider: ADD R3, R1, R2 SUB R2, R3, R1

How do we fix execution is software?

		lock	Cyc	de				6/
	L	2	3	∠ \	5	6	7	6
R3 < R1 + R2	OF	E×1	E×2	WB				
NOP		OF	EXI	E×2	MB			
NoP			OF	EXI		WB EX2	WB	
NOP				OF	EXI		V .	
R2 = R3 - R1	L		3"		OF	E×I	EX2	MB
5 mg - 21						OF	EXI	Ext

1 (f) Show solution in hardware 4 software by modifying the pipeline ...