

## CMOS PLL Calibration Techniques

### Adem Aktas and Mohammed Ismail

Welcome to The Chip! The article in this column discusses auto calibration of phase lock loops (PLLs), particularly when used as frequency synthesizers in fully integrated radios targeting future generations of broadband wireless applications. These PLLs use wideband voltage-controlled oscillators (VCOs) covering a wide tuning range. A calibration technique is discussed and used in a wireless LAN radio. We hope you find the article of interest.


We invite your contributions to The Chip. Design tips, product news, articles on EDA tools, yield enhancement issues, microchip testing issues, system-on-chip platforms, mutichip modules, etc., are welcome. Send your article to me at ismail@ece.osu.edu

Mohammed Ismail

odern mobile radios, used in the third (3G) and fourth generations (4G) of wireless standards, are required to support multistandard and multiband operation for backward compatibility between various generations of standards and increased capacity [1], [2]. This, in turn, requires operation in a wide range of frequency bands and channel bandwidths for the fully integrated PLL frequency synthesizers under process variations and operating conditions. In submicron complementary metal-oxide semiconductor (CMOS) technologies, the supply voltage is scaled with channel length; this has led to a smaller tuning voltage range. Smaller tuning voltage and wide tuning requirement lead to a large VCO gain, which increases the phase noise at the VCO, and, hence, PLL output. Instead, we propose that a wide tuning range is realized by digital and continuous (analog) tuning circuits to reduce the VCO gain. The digital tuning scheme divides a wideband tuning range into smaller bands. The continuous tuning control is a control line for the PLL. A PLL calibration circuit is used to assign the proper subband for a given channel frequency so that PLL can lock within tuning voltage range. PLL calibration techniques are described and a new auto-calibration circuit is presented.

#### BACKGROUND

A wideband VCO with a continuous tuning range, as shown in Figure 1(a), results in a large VCO gain, especially in submicron CMOS technologies which have scaled supply voltage due to smaller gate breakdown voltages. A large VCO gain is not suited for fully integrated VCO solutions in a transceiver environment because a large VCO gain causes increased translation of noise on the tuning line into phase noise around oscillation frequency. Furthermore, the VCO gain significantly varies over the wide tuning range, this, in turn, degrades the PLL performance. One solution is to divide the tuning range into discrete smaller bands, as shown in Figure 1(b) [3]. An example of wideband VCO employing both discrete and continuous controls is shown in Figure 2. The PLL tune line is connected to  $V_{\text{CNT}}$ for continuous control and discrete control is provided externally by digital control word T(0:N) as shown in Figure 3.



1. (a) Single tuning curve. (b) Tuning range divided into subbands for a wideband VCO operation.

Frequency (Hz)

Mohammed Ismail and Nianxiong Tan, Coeditors

Frequency (Hz)

 $V_{c, \rm min}$ 

 $V_c$  (V)

(a)

One of the major implementation issues with this type of wideband VCO is the selection of a proper trim code for desired channel frequency such that the continuous control voltage V<sub>CNT</sub> in Figure 4 should fall into the range of desired charge pump (CP) output voltage range, i.e.,  $V_{\text{CP\_out,min}} \leq V_{\text{CNT}}$  $\leq V_{\text{CP\_out,max}}$ , when the PLL is locked. Unfortunately, the tuning curves in the subbands move up or down due to process, temperature, bias, and supply variation (PTB). The supply and bias variations usually have less impact on the tuning range variation since an offchip voltage regulator and onchip bandgap bias reference current are used. The temperature variation has considerably less impact on the tuning curves compared to the process variations. The most important contribution to tuning variation comes from the process variation. Here, design and implementation of PLL calibration architectures and circuits to assign a proper trim code for a given channel frequency are presented.

First, process variation effect on the tuning range is discussed. Next, PLL calibration techniques are described. A new PLL auto-calibration technique is presented. Also, timing issues for PLL lock time due to calibration operation is also discussed. Finally, an implementation of the proposed calibration circuit is presented.

## PROCESS VARIATION EFFECT ON A VCO'S TUNING RANGE

The temperature and bias variations effect on the tuning range depends on the circuit topology and device characteristics, and can be extracted from simulations as absolute maximum and minimum variations of the oscillation frequency in percentage. However, the process variation has a direct impact on the absolute oscillation frequency since the oscillation frequency is equal to  $1/\sqrt{LC}$ . The tuning range of the VCO in terms of the tank capacitance can be expressed as (assuming typical values):

$$TR = \frac{f_{\text{max}}}{f_{\text{min}}}$$

$$= \sqrt{\frac{C_{\text{var,max}} + C_{\text{SW,max}} + C_{\text{par}}}{C_{\text{var,min}} + C_{\text{SW,min}} + C_{\text{par}}}},$$
(1)


where  $C_{\text{var},\text{max/min}}$  is the capacitance variation of the continuous tuning varactor.  $C_{\text{SW},\text{max}}$  is the maximum capacitance of switched cap for  $TR(0:N)=111\dots 1$ .  $C_{\text{SW},\text{min}}$  is the minimum capacitance of switched cap for  $TR(0:N)=000\dots 0$ .  $C_{\text{par}}$  is the fixed parasitic capacitance from the inductor, interconnects, and active device.

If we consider only the *i*th subband of the VCO's entire tuning range, then the *i*th subband tuning range and the tank capacitance relations can be written as for typical process parameters:

$$TR_{i} = \frac{f_{i,\text{max}}}{f_{i,\text{min}}}$$

$$= \sqrt{\frac{C_{\text{var,max}} + C_{i,\text{SW}} + C_{\text{par}}}{C_{\text{var,min}} + C_{i,\text{SW}} + C_{\text{par}}}}.$$
 (2)

The total tank capacitance is formed by the variable capacitance and the fixed capacitances due to parasitics and switching. The process variation shifts the each subband tuning curve up or down depending on the change in the fixed tank capacitance. If we want to find the absolute frequency shift for the *i*th subband tuning range due to process variation in capacitances, (2) can be written as



2. Wideband VCO with discrete and continuous controls.

$$TR_{i,\text{up}}$$

$$= \frac{f_{i,\text{max,up}}}{f_{i,\text{min,up}}}$$

$$= \sqrt{\frac{C_{\text{var,max}} + C_{i,\text{SW,min}} + C_{\text{par,min}}}{C_{\text{var,min}} + C_{i,\text{SW,min}} + C_{\text{par,min}}}}$$


$$TR_{i,\text{down}}$$

$$= \frac{f_{i,\text{max,down}}}{f_{i,\text{min,down}}}$$

$$= \sqrt{\frac{C_{\text{var,max}} + C_{i,\text{SW,max}} + C_{\text{par,max}}}{C_{\text{var,min}} + C_{i,\text{SW,max}} + C_{\text{par,max}}}}}.$$

$$(4)$$

For each subband, the absolute values of maximum and minimum shifts can be calculated by using (3) and (4)




3. An integer-N PLL frequency synthesizer with a VCO having discrete and continuous tuning controls.

along with process variation parameters. Typical component variations for a CMOS process are listed below.

- ♦ onchip spiral inductor value variation ±1% <</p>
- $\bullet$  gate capacitance variation  $\pm 5\%$
- $\bullet$  MIM capacitance variation  $\pm 15\%$
- → parasitic capacitances (inductor and interconnects) ±15%.

## **PLL CALIBRATION TECHNIQUES**

There are two approaches to calibrate the tuning range of a wideband VCO in a PLL operation. One approach is to apply the digital control word externally. The other approach is the auto calibration of the digital control word with a PLL calibration circuit. These techniques are presented next.



4. (a) VCO with control inputs. (b) VCO tuning curves divided into subbands. (c) CP output current as a function of output voltage.

#### **External Trimming**

External trimming requires the knowledge or the best estimate of trim() code from simulation or measurement. The basic steps for external trimming can be listed as;

- Determine the best trim word TR() for desired operation region from simulation (Monte Carlo simulation) or measurement (measure several chips).
- Write the determined trim word TR() from baseband at the power up.

Since external trimming doesn't correct the process variation, therefore, the continuous tuning curve must take into account the process variation, thus limiting the minimum VCO gain.

#### **Auto Calibration**

By PLL auto calibration, the process variation effect to the VCO tuning range can be eliminated, hence, only effects to tuning range are to be considered: temperature and bias variation after trimming. A marginal value of  $\pm 1\%$  can be taken for absolute VCO frequency variation due to temperature and bias variation. A conventional PLL calibration algorithm should complete the following steps when performing calibration:

- Open PLL loop from VCO control voltage line.
- Set TR() code minimum or given initial estimated code.
- Measure VCO output frequency for V<sub>min</sub>.
- ◆ Measure VCO output frequency for V<sub>max</sub>.
- ♦ If the measured VCO output frequency  $f_{\min} < f_0$  for  $V_{\min}$  and  $f_{\max} > f_0$  for  $V_{\max}$ , go to the next line; or else go to next step, else TR() = TR() -1, and go back to line 3.
- Keep the TR() code and close PLL loop.


Implementations of the above algorithm or similar ones do exist in the literature [4], [5]. Figure 5 shows a typical implementation of this algorithm. The PLL loop is open with SW1, and  $V_{\text{ref}}$  ( $V_{\text{min}}$ ,  $V_{\text{max}}$ ) is enforced by closing the switch SW2. PLL divider /N is set to the lower end value of  $f_{\text{min}}$  for

 $V_{\rm ref} = V_{\rm min}$  and  $f_{\rm max}$  for  $V_{\rm ref} = V_{\rm max}$ . Counters, REF and DIV, will count the reference R and divided VCO output frequencies V, respectively. Counters will count long enough so that any possible error due to inital phases of R and V signals will be avoided. REF and DIV, will race until one of the counters finishes. If REF finishes first, then, the trim code satisfies the lower edge of the tuning range, i.e.,  $f_0 < f_{\rm ref} \times C_{\rm REF}$ .


## PROPOSED PLL CALIBRATION TECHNIQUE

We want to find the TRIM() code for a given VCO frequency, so that the VCO control voltage  $V_{CP\_out,min} \le$  $V_{\text{CNT}} \leq V_{\text{CP\_out,max}}$  when the PLL is locked. The proposed PLL calibration method searches TRIM codes from starting from the highest TRIM code toward to find desired code which satisfies  $V_{\text{CNT}} > V_{\text{min}}$ , as shown in Figure 6. There is no need to check maximum value of the control voltage, i.e. the  $V_{
m CNT} < V_{
m max}$  since the TRIM code search starts from the highest value. The search algorithm also can be started from the lowest TRIM code toward the highest one, and checked for  $V_{\rm CNT} < V_{\rm max}$ .


An implementation architecture of the proposed calibration method is shown in Figure 7. The operations flow chart of this architecture is shown in Figure 8. The CALIBRATION DIGITAL CONTROL block controls the calibration operation. The TRIM code is set to maximum, CAL\_REQ control signal is set to 1, and the PLL divider coefficient, divN(), is set to the calibrated frequency at the start-up of calibration. After setting initial values, CALIBRATION DIGI-TAL CONTROL waits to allow the PLL to lock and the comparator to settle. Here, the wait time is set to a worst case value of 250  $\mu$ s (200  $\mu$ s for PLL to lock and 50  $\mu$ s to comparator to settle). During wait time, the PLL tries to lock to the calibration frequency with a given TRIM code. If the TRIM code is too high, the charge-pump sends DN pulses continuously, which lowers the loop filter voltage (VCO control voltage) to close to 0 V. Also, the comparator compares the VCO control voltage with the



5. Conventional PLL auto calibration architecture.




6. The calibration frequency and control voltage.




7. Proposed auto calibration architecture.

reference voltage during the wait time, and reaches a final value by the end of the wait time. After wait time, CALI-BRATION DIGITAL CONTROL checks the CAL\_DONE signal. If it is 1, the TRIM code is set as VCO\_TRIM code, and CAL\_REQ control signal is set back to 0. If the CAL\_DONE signal is 0, the



8. Flowchart of operation in the proposed calibration architecture.



9. The reference voltage circuit.

CALIBRATION DIGITAL CONTROL checks the TRIM() code. If the TRIM() code has reached 000..00, the the calibration failed to find an appropriate TRIM code. If the TRIM() code has not reached the 000..0, the TRIM() code is decreased and goes back to wait period.

The comparator has relaxed requirements for speed (50  $\mu$ s). The input offset voltage of the comparator should be as small as possible to minimize the comparison error between  $V_{\rm CNT}$  and  $V_{\rm MIN}$ . The required reference voltage (Figure 9) is obtained from the bandgap voltage available onchip.

#### **TIMING ISSUE**

One important consideration is the total PLL calibration time. For PLL calibration operation, there are two approaches: 1) calibrate at the power-up or during the reset time or 2) calibrate when changing channels. The time to change from one channel to the other is determined by the standard. There may not be enough time for auto calibration when changing channels depending on the calibration circuit and PLL architecture, therefore, auto calibration must be done at the power-up. The loop bandwidth and lock time of a PLL are inversely proportional. The loop bandwidth of a PLL is determined by the channel bandwidth for integer-N PLL architecture.

The first approach is employed here. The maximum total calibration time of the proposed architecture is equal to  $2^N \times W_{\text{time}}$ . N is the number of the control bits.  $W_{\text{time}}$  is the wait time (250  $\mu$ s is used here), which depends on the worst-case PLL lock time and the comparator settling time. The maximum total calibration time is 2 ms (8  $\times$  250  $\mu$ s) in the worst-case, 4-GHz VCO case. The calibration time of the proposed architecture is intended to use power-up calibration, and it may not satisfy the lock time of many standards if the calibration is performed during channel change. The same architecture can be modified to reduce the wait time so that it can also be used during channel switching:

> Change the PLL loop bandwidth during calibration in order to

- make PLL bandwidth large so that PLL will acquire lock quickly (the PLL lock time is inversely related to the PLL loop bandwidth).
- Use fractional-N PLL architecture to decouple the PLL loop bandwidth and channel spacing (the PLL bandwidth is determined by the channel spacing for integer-N PLL architecture).

# MEASURED RESULTS AND CONCLUSIONS

The proposed tuning range calibration circuit is implemented in a WLAN frequency synthesizer [6]. Figure 10(a) shows simulated tuning curves for typical process corners for the 4-GHz VCO. Figure 10(b) shows measured 4-GHz VCO control voltage behavior during calibration. The die photo of VCO and PLL is shown in Figure 11.


## **ACKNOWLEDGMENT**

The authors would like to thank Laurent Noguer and Fredrik Jonsson for valuable discussions and for their help in chip testing.


#### REFERENCES

- [1] A. Aktas and M. Ismail, *CMOS PLLs and VCOs for 4G Wireless*. Norwell, MA: Kluwer, 2004
- [2] Y. Tang, A. Aktas, M. Ismail, and S. Bibyk, "A fully integrated dual-mode frequency synthesizer for GSM and wideband CDMA in 0.5  $\mu$ m CMOS," in *Proc. MWSCAS*, vol. 2, pp. 866–869, 2001.
- [3] A. Kral, F. Behbahani, and A.A. Abidi, "RF-CMOS oscillators with switched tuning," in *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 555–558, Santa Clara, CA, 1998, pp. 555–558.
- [4] W.B. Wilson, U.K. Moon, K.R. Lakshmikumar, and L. Dai, "A CMOS self-calibrating frequency synthesizer," *IEEE J. Solid-State Circuits*, vol. 35, pp. 1437–1444, Oct. 2000.
- [5] Y. Shibahara and M. Kokubo, "A 0.7-V 200-MHZ self-calibration PLL," *IEICE Trans. Elec.*, vol. E85-C, no. 8, pp. 1577–1580, 2002.
- [6] A. Aktas, F. Johnson, R. Ahola, and M. Ismail, "A 4 GHz 0.18 μm CMOS PLL frequency synthesizer with wide-band VCO for multi-standard wireless applications," in *Proc. NORCHIP*, 2003.

Adem Aktas and Mohammed Ismail are with The Analog VLSI Lab at The Ohio State University. E-mail: aktasa@ee.eng. ohio-state.edu.



10. (a) VCO 4-GHz simulated tuning curves for typical process corners. (b) Measured VCO control voltage behavior.



11. Die photo of the test PLL.