


VLSI ASSIGNMENT 1

NITIN RAM SAI G

2023112026

QUESTION 2,3,4,5: Handwritten solutions attached at the end of this PDF


QUESTION 4:



QUESTION 6:

PLOT I_D vs V_{GS} of a NMOS and estimate V_{Th} for

A] $V_{DS}=50\text{mV}$ and V_{DS} is swept from 0 to 1.8V (step 0.1V)



- From the above plot ,we observe that the curve initially is in Cutoff → Saturation → Linear Region.



STEPS TO EXTRACT V_{Th} :

- To avoid Second order effects ,we prefer linear region.
 - $I_{DS} = \mu.C_{ox} \cdot \frac{W}{L} \cdot ((V_{GS} - V_{Th}) \cdot V_{DS} - \frac{1}{2}V_{DS}^2)$ in the linear region
- Draw a tangent at max-slope point & extrapolate ,the x-intercept is our threshold voltage

From NGSPICE,


we get $g_m = 0.000150104$ which is max. at $V_{GS}=0.7V$

We also found $I_{DS}=23.52778 \mu A$, at max slope position $V_{GS}=0.7V$

So solving line equations ,

we get $V_{TH}=543mV$

B] $V_{DS}= 1.8V$ and V_{GS} is swept from 0 to 1.8V (step 0.1V)



In this case , we couldn't find a linear region as $V_{DS} = 1.8V$ & $V_{DS} > V_{GS} - V_{Th}$, So it is forced in Saturation Mode.



STEPS TO EXTRACT V_{Th} :

1. Use current equation
 - a. $I_{DS} = \frac{1}{2} \cdot \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot ((V_{GS} - V_{Th})^2 \cdot V_{DS})$ in the saturation region
 - b. We also make derivatives wrt V_{GS} *not* V_{GS}^2 so take sq.root
 - c. $\sqrt{(I_D)} = (\frac{\partial \sqrt{I_D}}{\partial V_{GS}})(V_{GS} - V_{TH})$
2. Draw a tangent at max-slope point & extrapolate ,the x-intercept is our threshold voltage

Max-slope co-ordinates: $V_{GS} = 0.700685V$, max-slope value=0.0339318

$I_{DS}=77.81170 \mu A$ at the same V_{GS}

$V_{Th_new}=441mV$

C] Do you observe any difference in V_T values in case (a) and (b) ?

Yes, there is a difference in the V_T (threshold voltage) values observed in cases (a) and (b):

- Case (a): $V_{TH} = 543 mV$
- Case (b): $V_{TH} = 441 mV$

The difference in threshold voltage values can be attributed to the different operating conditions and extraction methods used in each case:

- In case (a), V_T was extracted using the linear region of operation with $V_{DS} = 50mV$
- In case (b), V_T was extracted using the saturation region of operation with $V_{DS} = 1.8V$

This difference demonstrates the impact of drain-induced barrier lowering (DIBL), a short-channel effect where the threshold voltage decreases as the drain voltage increases.

SCRIPTING CODE:

```
DIBL effect on V_Th

.include TSMC_180nm.txt
.param SUPPLY=1.8
.param LAMBDA=0.09u
.param width_N={20*LAMBDA}
.global gnd vdd

VGS G gnd 'SUPPLY'
VDS D gnd 1.8V

M1      D      G      gnd      gnd   CMOSN   W={width_N}   L={2*LAMBDA}
+AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}

.dc VGS 0 1.8 0.1V
.measure dc current_at_slop FIND I(VDS) WHEN V(G)=0.700685
.control
set hcopypscolor = 1
set color0=white
set color1 = black

run
let I_DS=-VDS#branch
let gm = deriv(sqrt(-VDS#branch))
plot gm
*hardcopy a.eps
```

```
.endc
```

QUESTION 7:

FINDING MOS PARAMETERS ($\mu.C_{ox}$ & V_{Th}) in NMOS

In a NMOS ,the relation between Body Voltage and Vth is

$$V'_{Th} = V_{Th} + \gamma(\sqrt{-2.\phi_F + V_{BS}} - \sqrt{-2.\phi_F}) \quad \phi_{NMOS} < 0 \quad \gamma > 0$$

So we can claim that,

$$V_{TH,900mV} < V_{TH,0V} < V_{TH,-900mV}$$

SINCE we have to test these various values ,we have to ensure $V_{DS} > \text{max of all VT's}$ to avoid p-n junction so that it behaves as wanted so $V_{DS} > 900\text{mV}$



$V_{GS}-0.55 \leq 1.8$ (always in saturation)



STEPS TO EXTRACT V_{Th} :

1. Use current equation
 - a. $I_{DS} = \frac{1}{2} \cdot \mu \cdot C_{ox} \cdot \frac{W}{L} \cdot ((V_{GS} - V_{Th})^2 \cdot V_{DS})$ in the saturation region
 - b. We also make derivatives wrt V_{GS} not V_{GS}^2 so take sq.root
 - c. $\sqrt{(I_D)} = (\frac{\partial \sqrt{I_D}}{\partial V_{GS}})(V_{GS} - V_{TH})$
2. Draw a tangent at max-slope point & extrapolate ,the x-intercept is our threshold voltage



A] $V_{BS}=0\text{V}$



VGS for max slope = 0.636986, max_slope = 0.0360976 I_DS=42.97135 mu
V_TH=454mV

$$\mu.C_{ox} = 1.302 \times 10^{-4} A/V^2$$



B] $V_{BS}=900\text{mV}$



VGS for max slope = 0.585616, max_slope= 0.0347045 I_DS=45.82876 mu
V_TH=389mV

$$\mu.C_{ox} = 1.204 * 10^{-4} A/V^2$$

C]VBS=-900mV



VGS for max slope= 0.826027, max_slope = 0.03705 I_DS=40.16905 mu
V_TH=654mV

$$\mu.C_{ox} = 1.3727 * 10^{-4} A/V^2$$

SCRIPTING CODE:

```
.include TSMC_180nm.txt
.param SUPPLY=1.8
.param LAMBDA=0.09u
.param width_N={20*LAMBDA}
.global gnd vdd
```

```
VGS G gnd 'SUPPLY'
```

```

VDS D gnd 1.8V
VBS B gnd -900m

M1 D G gnd B CMOSN W={width_N} L={2*LAMBDA}
+AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
.dc VGS 0 1.8 0.001V
.measure dc current_at_slop FIND I(VDS) WHEN V(G)=0.826027

.control
set hcopypscolor = 1
set color0=white
set color1 = black
run
let I_DS=-VDS#branch
let gm = deriv(sqrt(-VDS#branch))
plot gm
plot I_DS

.endc

```

FINDING MOS PARAMETERS ($\mu.C_{ox}$ & V_{Th}) in PMOS

In a PMOS ,the relation between Body Voltage and Vth is

$$V'_{Th} = V_{Th} + \gamma(\sqrt{-2\phi_F + V_{SB}} - \sqrt{-2\phi_F}) \quad \phi_{PMOS} > 0 \quad \gamma > 0$$

So we can claim that,

$$V_{TH,900mV} < V_{TH,0V} < V_{TH,-900mV}$$

SINCE we have to test these various values ,we have to ensure $VDS >$ max of all VT's to avoid p-n junction so that it behaves as wanted so $VDS>900mV$

$VGS-0.55\leq 1.8$ (always in saturation)



STEPS TO EXTRACT V_{Th} :



1. Use current equation
 - a. $I_{DS} = \frac{1}{2}\mu.C_{ox}\cdot\frac{W}{L}\cdot((V_{GS} - V_{Th})^2 \cdot V_{DS})$ in the saturation region
 - b. We also make derivatives wrt V_{GS} *not* V_{GS}^2 so take sq.root
 - c. $\sqrt{(-I_D)} = \left(\frac{\partial \sqrt{-I_D}}{\partial V_{GS}}\right)(V_{GS} - V_{TH})$
2. Draw a tangent at max-slope point & extrapolate ,the x-intercept is our threshold voltage

A]VBS=-900mV

```

VGS for max slope = -0.582877, max_slope = -0.0213857 I_DS=21.24191e-06
VTH=-366mV



```



$$\mu.C_{ox} = 0.4536 * 10^{-4} A/V^2$$

B]VBS=0mV


VGS for max slope = -0.660274, max_slope = -0.021 I_DS=18.07544e-06
 VTH=-457mV



$$\mu.C_{ox} = 0.441 * 10^{-4} A/V^2$$

C]VBS=900mV

VGS for max slope= -0.875229, max_slope = -0.0200244 I_DS=15.74256e-06
 VTH=-667mV



$$\mu.C_{ox} = 0.4 * 10^{-4} A/V^2$$

	900mV	0V	-900mV
$V_{th,NMOS}$	389mV	454mV	654mV
$V_{th,PMOS}$	-667mV	-457mV	-366mV

SCRIPTING CODE:

```

.include TSMC_180nm.txt
.param SUPPLY=-1.8
.param LAMBDA=0.09u
.param width_N={20*LAMBDA}
.global gnd vdd

VGS G gnd 'SUPPLY'
VDS D gnd -1.8V
VBS B gnd 900m


M1 gnd G D B CMOSP W={width_N} L={2*LAMBDA}
+AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
.dc VGS 0 -1.8 -0.001V
.measure dc current_at_slop FIND I(VDS) WHEN V(G)=-0.875229

.control
set hcopypscolor = 1
set color0=white
set color1 = black
run
let I_DS=-VDS#branch
let gm = deriv(sqrt(VDS#branch))
plot gm
plot I_DS


.endc

```


QUESTION 8:



2 MOSFETS With parameter W/L



MOSFET With parameter W/2L



Plot of Common Voltage between M1 and M2




Figure 1

Explain why a W/2L transistor does not behave in exactly the same way as a series combination of two W/L transistors for small values of L?

A W/2L transistor does not behave exactly the same way as a series combination of two W/L transistors for small values of L due to several short-channel effects and parasitic elements:

- **Channel length modulation:** As L decreases, the effect of drain voltage on the channel length becomes more pronounced, leading to different I-V characteristics.
- **Drain-induced barrier lowering (DIBL):** In short-channel devices, the drain voltage can influence the source barrier, affecting the threshold voltage and subthreshold behavior.
- **Body Effect**

These effects become more pronounced as L decreases, causing the W/2L transistor to deviate from the idealized behavior of two W/L transistors in series. In practice, this means that the performance, power consumption, and switching characteristics of the two configurations will differ, especially in advanced technology nodes with very small feature sizes.

V_{Th}=0.55V

Linear Region if $V_{DS} < V_{GS} - V_{th}$ → $V_d < 1.25V$ for M1 & $V_{common} < 1.25V$ for M2

Saturation Region if $V_{DS} \geq V_{GS} - V_{th}$ $\rightarrow V_d \geq 1.25V$ for M1 & $V_{common} \geq 1.25V$ for M2

Sweep	M1 Mode	M2 Mode
$VD = 0.204762, V_{common} = 0.0995238$	Linear	Linear
$VD = 0.790476, V_{common} = 0.289524$	Linear	Linear
$VD = 1.5, V_{common} = 0.323333$	Saturation	Linear
$VD = 1.78333, V_{common} = 0.32619$	Saturation	Linear

SCRIPTING CODE:

```

Comparing 2 w/l mosfets with a w/2l mosfet

.include TSMC_180nm.txt
.param SUPPLY=1.8
.param LAMBDA=0.09u
.param width_N={20*LAMBDA}
.global gnd vdd

VDS D gnd 'SUPPLY'
VGS G gnd 1.8V

M1 D G common gnd CMOSN W={width_N} L={2*LAMBDA}
+AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
M2 common G gnd gnd CMOSN W={width_N} L={2*LAMBDA}
+AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}

*M3 D G gnd gnd CMOSN W={width_N} L={4*LAMBDA}
*+AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}

.dc VDS 0 1.8 0.01V

.control
set hcopypscolor = 1
set color0=white
set color1 = black
run

let I_DS=(-VDS#branch)
plot I_DS
.endc

```

QUESTION 9:










Figure 2




W=1.8u



W=3.6u



W=18u



W=36u

Width	Ion	Ioff (in A)
1.8u	0.00100368=1.003mA	2.0127 *10^-11
3.6u	0.00194116=1.94mA	3.47 *10^-11
18u	0.009005=9.005mA	15.2375*10^-11
36u	0.0167368=16.7mA	30.1228*10^-11
	Peak Ion=16.7mA	Avg Ioff=12.70*10^-11

Here in this case, in ON state the transistor will always be in saturation .Now the formula is

$$I_{DS} = \frac{1}{2}\mu.C_{ox}.(W/L)(V_{GS} - V_{TH})^2$$

As we can see $I_{DS} \propto W$ so we generally get linear curve ,But in practical, we get approximately linear itself ,same in case of Ioff

SCRIPTING CODE:

```
Finding peak Ion and average Ioff for various widths

.include TSMC_180nm.txt
.param SUPPLY=1.8
.param LAMBDA=0.09u
.param width_N={20*LAMBDA}
.global gnd vdd

VDS D gnd 1.8
VGS G gnd 0

M1 D G gnd gnd CMOSN W={10*width_N} L={2*LAMBDA}
+AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
.tran 1u 10u 1u
.control
.set hcopypscolor = 1
.set color0=white
.set color1 = black

run
```


```

let I_DS=(-VDS#branch)
plot I_DS



.endc

```

QUESTION 10:



A] Replace the switch 'SW' by an NMOS ($W/L = 0.18\mu$) and plot $v(out)$




i) $v_c(0^-) = 0V$ and $v(in) = 1.8V$

ii) $v_c(0^-) = 1.8V$ and $v(in) = 0V$




The NMOS is ON initially and allows source voltage to increase hence charging the capacitor but when it reaches $V_{gs}-V_{th}$ voltage , the new V_{gs} becomes $V_{gs}-(V_{gs}-V_{th})=V_{th}$ and a little voltage beyond this , it goes into Cutoff mode and then capacitor retains charge theoretically but MOS goes into sub threshold conduction region also having little bit leak.But discharge is perfect. **Final Capacitance Voltage=** $V_{gs}-V_{th}$

B] Replace the switch 'SW' by an PMOS ($W/L = 0.18\mu$) and plot $v(out)$



i) $v_c(0^-) = 0V$ and $v(in) = 1.8V$



ii) $v_c(0^-) = 1.8V$ and $v(in) = 0V$



The PMOS is initially ON and then charging is perfect. While discharging, at Capacitance voltage is $|V_{th,pmos}|$, it goes into cutoff mode and stops discharging theoretically but due to sub threshold conduction, it reduces a little bit in practical **Final Capacitance Voltage=|V_{th,pmos}|**

SCRIPTING CODE:

```
Using NMOS and PMOS as switch and analyzing
```

```
.include TSMC_180nm.txt
.param SUPPLY=1.8
.param LAMBDA=0.09u
.param width_N={20*LAMBDA}
.global gnd vdd


VDS D gnd 0
VGS G gnd -1.8

C1 out gnd 10nF
M1 D G out D CMOSP W={width_N} L={2*LAMBDA}
+AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
.ic v(out)=1.8
.tran 1u 10u 0u
.control
.set hcopypscolor = 1
.set color0=white
.set color1 = black


run
plot out
.endc
```

QUESTION 11:


GIVEN different $\lambda=0.18\mu m$




Plot V_{out} with respect to time and calculate the propagation delay between input and output (tpd) and tabulate them for the following cases:



A]CL = 100 fF, $W_n = 1.8 \mu\text{m}$ $W_p = 2.5 \times W_n$




$B]CL = 500 \text{ fF}$, $W_n = 1.8 \mu\text{m}$ $W_p = 2.5 \times W_n$



Than the previous case , capacitance is increased by 5 times ,the Time constant increases hence the charging and discharging time increases and so we see this delay.

$C]CL = 500 \text{ fF}$, $W_n = 9 \mu\text{m}$ $W_p = 2.5 \times W_n$



As width is increased , I is increased as Current is proportional to W , so we get 5 times faster current than the previous one ,hence we observe fast charging and discharging and it is similar to (a) because now $C_{new}=5*C$ (in case a) and $I_{new}=5*I$ (in case a)

Condition	time propagation delay in raising(10^{-10})	time propagation delay in falling(10^{-10})	time propagation delay(10^{-10})
(a)	1.639420	1.745791	1.69261
(b)	4.915194	5.497178	5.20619
(c)	1.741052	1.868425	1.80474

D] From the delay table, comment how the scaling up of transistor widths affects the propagation delays.

Note: Delay = (rise-time + fall-time)/2, where rise-time is defined as the delay between rising output and corresponding falling input when both are at their 50% values.Similarly fall-time is defined as the delay between falling output and corresponding rising input when both are at their 50% values.

Comment how the scaling up of transistor widths affects the propagation delays?

From the derivation of rise time & fall time ,we get that

SCRIPTING CODE:

```
Making CMOS Inverter and finding propagation delays

.include TSMC_180nm.txt
.param SUPPLY=1.8
.param LAMBDA=0.18u
.param width_N={10*LAMBDA}
.param width_P={2.5*width_N}
.global gnd

vin a 0 pulse 0 1.8 0ns 100ps 100ps 9.9ns 20ns
VDD D gnd 'SUPPLY'
VGS G gnd 'SUPPLY'

M1N b a gnd gnd CMOSN W={width_N} L={LAMBDA}
+ AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}
```

```

M2N out b gnd gnd CMOSN    W={width_N}    L={LAMBDA}
+ AS={5*width_N*LAMBDA} PS={10*LAMBDA+2*width_N} AD={5*width_N*LAMBDA} PD={10*LAMBDA+2*width_N}

M1P b a D D CMOSP    W={width_P}    L={LAMBDA}
+ AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}

M2P out b D D CMOSP    W={width_P}    L={LAMBDA}
+ AS={5*width_P*LAMBDA} PS={10*LAMBDA+2*width_P} AD={5*width_P*LAMBDA} PD={10*LAMBDA+2*width_P}

CL out gnd 100ff
.tran 20n 50n
** MEASURING DELAYS (Refer manual section 15.4.5)
.measure tran tpdr
+ TRIG v(a) VAL='SUPPLY/2' RISE=1
+ TARG v(out) VAL='SUPPLY/2' RISE=1
.measure tran tpdf
+ TRIG v(a) VAL='SUPPLY/2' FALL=1
+ TARG v(out) VAL='SUPPLY/2' FALL=1

.measure tran tpd param='(tpdr+tpdf)/2' goal=0
.control
set hcopypscolor = 1
set color0=white
set color1 = black

run
plot out v(a)


.endc

```

(2023/1/2026)

(Nilin)

Q2)



Saturation

$$V_D = \mu E \quad E = -\frac{\partial V}{\partial x} \quad V_D = -\mu \frac{\partial V}{\partial x} \quad V_{DS} > V_{TH}$$

\Rightarrow To derive : $q \cdot K \cdot d^2x = 3 \cdot V_D \geq V_{DS}$

$$q \cdot K \cdot d^2x = WL \cdot Cox \cdot (V_{DS} - V_{TH} - V_x)$$

Since at a distance, x , for width, W ,

$$T_D = -V Q_{ch}$$

$$I_D = \frac{W}{L} \frac{dV}{dx} W \cdot Cox \cdot [V_{DS} - V_{TH} - V_x]$$

$$\int I_D dx = \int_0^{V_{DS}-V_{TH}} \mu W \cdot Cox \cdot [V_{DS} - V_{TH} - V_x] dx$$

$$I_{DL} = \mu W \cdot Cox \left[(V_{DS} - V_{TH}) V \right]_0^{V_{DS}-V_{TH}} - \frac{V^2}{2}$$

$$I_D = \frac{1}{2} \mu \frac{W}{L} \cdot Cox \cdot (V_{DS} - V_{TH})^2$$

Linear $V_{DS} > V_{TH}, V_D > 0$

$$Q = -WL \cdot Cox \cdot (V_{DS} - V_{TH} - V_x)$$

$$I_D = -V(Q_{ch})$$

$$\int_0^L I_D dx = \mu Cox \cdot W \int_0^{V_D} (V_{DS} - V_{TH} - V_x) dx$$

$$I_D = \pm \mu W \cdot Cox \left[(V_{DS} - V_T) V_D - \frac{V_D^2}{2} \right]$$

Q3) MOS Capacitance in various model

Intrinsic Cap.

$$C_{g_c} = WL\text{Cox}$$

overlap cap

(due to interaction b/w channel charge & V_g)

C_{gd}
(source & drain)

Cutoff :- $V_{AS} < V_T$ \Rightarrow no inversion.

$$|V_{g1}| = |\phi_{body}| \text{ & for } -ve V_{GDS} \quad C_g = C_0 = WL\text{Cox}$$

as $V_g \uparrow$ depletion region forms at the surface as depletion region increases \Rightarrow plate moves downward

$$C_{gd} = C_{gs} = WCov \quad \Rightarrow d \uparrow$$

$$C_{g_s} = \frac{\epsilon_r \epsilon_0 A}{d} \quad C \propto \frac{1}{d} \text{ - distance b/w plates}$$

$C_{gd} \uparrow$ as $d \uparrow$

Linear :- $V_{AS} > V_T$ \Rightarrow inversion

$$V_{DS} \leq V_{AS} - V_T$$


as there is no connection b/w gate and body there is no C_{gb}

$$C_{gs} = C_{gd} = WCov + \frac{1}{2} WL\text{Cox}$$

as $V_{DS} \uparrow$ inversion \uparrow at drain so

$C_{gp} \uparrow$ at source

$C_{gp} \downarrow$ at drain



Overlap capacitance:


at weak inversion,

$$C_{gb} = \frac{C_o C_{dep}}{C_o + C_{dep}}$$

for some cases, to simplify we take


$$C_g = C_{gs} + C_{gd} + C_{gb} = C_o + 2 C_{gs}$$

Plots:-



$$Q7) V_{AS} = 1.8 \sin(2\pi \times 1000 t - 90^\circ)$$

$$V_{AS} = -1.8 \cos(2000\pi t)$$



V_{AS} ranging from -1.8 to 1.8 (cos oscillates from -1.8 to 1.8) we need to find C_{GS}

$$Q = C_{GS} V_{GS}$$

$$I = \frac{dq}{dt} = \frac{d(Vg)}{dt}$$


$$C_{GS} = \frac{I}{2(Vg + 1)(N-1)}$$

$$C_{GS} = \frac{Ig}{(dVg/dt)}$$


from the circuit, we find Ig and $\frac{dVg}{dt}$ then

to find C_{GS} ($C_{GS} = \frac{Ig}{dVg/dt}$) then we plot

C_{GS} v/s V_{GS} we get a plot like this.



trans 1u 499u 10u
↓ ↓ ↓
step. final initial



→ phase

$$V_{AS} = \sin(0, 1.8, 1k, 0.0004, 10, -90)$$

↓ ↓ ↓ ↓ ↓ ↓
 DC amp freq delay damping

Q5) Second - order effects in MOSFET

Channel-length modulation (CLM)

In saturation mode,

$I_D = K_n \frac{W}{L} (V_{DS} - V_T)$ → this is not const.
the length of conductive channel is changed by
 V_{DS}

$V_{DS} \uparrow \rightarrow$ length of effective channel

$$I_D \uparrow$$

$$I_D' > I_D (1 + \alpha V_{DS})$$

$$I_D' = K_n \frac{W}{L} (V_{DS} - V_T) (1 + \alpha V_{DS})$$

more effective for small size devices.

Velocity saturation

$$\text{as } (V_{DS} \uparrow \text{ & } E_{FS} \uparrow)$$

$V_{DS} \propto E \propto \text{Velocity}$



after some point of V_{DS} , velocity won't increase because of collisions & carrier scattering

I_D doesn't increase as expected.

Mobility degradation:-

$$E_{\text{lateral}} = \frac{V_{DS}}{L}$$

at high voltage at the gate of the transistor attracts carriers to the edge of the channel, causing collisions with oxide interface that slows the carrier.

Drain-induced barrier lowering (DIBL) :-

$$V_T' = V_T - \gamma V_{DS}$$

as $V_D \uparrow$, ($E \uparrow$ ex) and make easier the current flow even at \approx lower V_T

Body effect:-

When source & body terminal are at different potentials, $V_{SB} \rightarrow$ increases width of depletion region,

$$V_{THH} \uparrow$$

$$V_{THH} = V_{TH0} + \gamma \left(\sqrt{V_{BS} + 2\phi_B} - \sqrt{2\phi_B} \right)$$

Sub-threshold condition:- (weak inversion)

$V_{GS} < V_T$, $I_D \uparrow \rightarrow I_D$ drops off exponentially rather than abruptly becoming zero

This condition is called sub-threshold conduction.