

Computer Organization and Operating System


Instruction Execution

Akharin Khunkitti

KMITL


Topic

- Interruption
- Instruction Cycle
 - Fetch, Execution, Interrupt
- Instruction Set Architecture (ISA)
 - Addressing Mode
 - Register Model
 - Instruction Format
 - Byte-Order
- Computer Architecture - CISC and RISC
- Conclusion




Program Interruption

- Execute other programs, which have higher priority.
- Interrupts - Mechanism by which other modules (e.g. I/O) may interrupt normal sequence of processing
 - Program
 - e.g. overflow, division by zero
 - Timer
 - Generated by internal processor timer
 - Used in pre-emptive multi-tasking
 - I/O
 - from I/O controller
 - Hardware failure
 - e.g. memory parity error



Program Flow Control



(a) No interrupts


(b) Interrupts; short I/O wait

(c) Interrupts; long I/O wait

Multiple Interrupts


- Program flows can be interrupted multiple times
- Multiple Interrupts Types;
 - Sequential Interrupts
 - Interrupt after another interrupt completed

Sequential



- Nested Interrupts
 - Interrupt during another interrupt executing
 - not completed yet

Nested




Multiple Interrupts

Best Practices for Multiple Interrupts

- Disable interrupts
 - Processor will ignore further interrupts while processing one interrupt
 - Interrupts remain pending and are checked after first interrupt has been processed
 - Interrupts handled in sequence as they occur
- Define priorities
 - Low priority interrupts can be interrupted by higher priority interrupts
 - When higher priority interrupt has been processed, processor returns to previous interrupt
 - Like sequential

Example: Time Sequence of Multiple Interrupts



Instruction Cycle


- Basic Instruction Cycle (No Interrupt)

- Fetch

- Program Counter (PC) holds address of next instruction to fetch
 - Processor fetches instruction from memory location pointed to by PC
 - Increment PC
 - Unless told otherwise
 - Instruction loaded into Instruction Register (IR)
 - Processor interprets instruction and performs required actions

- Execute

- Operate by control signals, from Control Unit




- Instruction Cycle with Interrupt

- Fetch


- Execute

- Interrupt




Interrupt Cycle

- Added to instruction cycle
- Processor checks for interrupt
 - Indicated by an interrupt signal
- If no interrupt, fetch next instruction
- If interrupt pending:
 - Suspend execution of current program
 - Save context
 - Set PC to start address of interrupt handler routine
 - Process interrupt
 - Restore context and continue interrupted program



Elements of Program Execution




Instruction Set Architecture

What is an Instruction Set?

- Instructions
 - Codes to be interpreted or decoded by CPU
 - => Operation execution
- Instruction Set
 - The complete collection of instructions that are understood by a CPU
 - Machine Code => Binary => for CPU operations
 - Usually represented by assembly codes => for human working

MIPS32 Add Immediate Instruction



Equivalent mnemonic: **addi** \$r1, \$r2, 350

Example instruction	Instruction name	Meaning
add x1,x2,x3	Add	$\text{Regs}[x1] \leftarrow \text{Regs}[x2] + \text{Regs}[x3]$
addi x1,x2,3	Add immediate unsigned	$\text{Regs}[x1] \leftarrow \text{Regs}[x2] + 3$
lui x1,42	Load upper immediate	$\text{Regs}[x1] \leftarrow 0^{32} \text{HH42HH0}^{12}$
sll x1,x2,5	Shift left logical	$\text{Regs}[x1] \leftarrow \text{Regs}[x2] \ll 5$
slt x1,x2,x3	Set less than	if ($\text{Regs}[x2] < \text{Regs}[x3]$) $\text{Regs}[x1] \leftarrow 1$ else $\text{Regs}[x1] \leftarrow 0$

Figure A.26 The basic ALU instructions in RISC-V are available both with register-register operands and with one immediate operand. LUI uses the U-format that employs the rs1 field as part of the immediate, yielding a 20-bit immediate.

Address

000	11101000 10111010 01011010 10010101
001	10111010 00000000 11110101 00000000
010	
011	
100	
101	⋮
110	
111	00000000 00000000 11110101 11011000


Addressing Modes

Fundamental Modes

- Immediate
- Direct
- Indirect


Alternative Modes

- Register
- Register Indirect
- Displacement (Indexed)
- Stack





Immediate Addressing

- Operand is part of instruction
- Operand = address field
- e.g. ADD 5
 - Add 5 to contents of accumulator
 - 5 is operand
- No memory reference to fetch data
- Fast
- Limited range





Direct Addressing

- Address field contains address of operand
- Effective address (EA) = address field (A)
- e.g. ADD A
 - Add contents of cell A to accumulator
 - Look in memory at address A for operand
- Single memory reference to access data
- No additional calculations to work out effective address
- Limited address space





Indirect Addressing

- Memory cell pointed to by address field contains the address of (pointer to) the operand
- $EA = (A)$
 - Look in A, find address (A) and look there for operand
- e.g. **ADD (A)**
 - Add contents of cell pointed to by contents of A to accumulator
- Large address space
- 2^n where n = word length
- May be nested, multilevel, cascaded
 - e.g. $EA = (((A)))$
 - Draw the diagram yourself
- Multiple memory accesses to find operand
- Hence slower





Register Addressing

- Operand is held in register named in address field
- $EA = R$
- Limited number of registers
- Very small address field needed
 - Shorter instructions
 - Faster instruction fetch
- No memory access
- Very fast execution
- Very limited address space
- Multiple registers helps performance
 - Requires good assembly programming or compiler writing
 - N.B. C programming
 - `register int a;`
- A kind of “Direct addressing”




Register Indirect Addressing

- A kind of “Indirect addressing”
- $EA = (R)$
- Operand is in memory cell pointed to by contents of register R
- Large address space (2^n)
- One fewer memory access than indirect addressing





Displacement Addressing

- $EA = A + (R)$
- Address field hold two values
 - A = base value
 - R = register that holds displacement
 - or vice versa



Relative Addressing


- A version of displacement addressing
- $R = \text{Program counter, PC}$
- $EA = A + (PC)$
- i.e. get operand from A cells from current location pointed to by PC
- c.f locality of reference & cache usage



RELATIVE ADDRESSING MODE


Base-Register Addressing

- A holds displacement
- R holds pointer to base address
- R may be explicit or implicit
- e.g. segment registers in 80x86





Indexed Addressing

- $A = \text{base}$
- $R = \text{displacement}$
- $EA = A + R$
- Good for accessing arrays
 - $EA = A + R$
 - $R++$






Stack Addressing

- Operand is (implicitly) on top of stack
- Use Special Register => Stack Pointer
- e.g.
 - ADD (SP) Pop top two items from stack and add



Combinations


- Post-index
- $EA = (A) + (R)$
- Pre-index
- $EA = (A + (R))$
- (Draw the diagrams)



Example: Pentium Addressing Modes


- Virtual or effective address is offset into segment
 - Starting address plus offset gives linear address
 - This goes through page translation if paging enabled

- 12 addressing modes available
 - Immediate
 - Register operand
 - Displacement
 - Base
 - Base with displacement
 - Scaled index with displacement
 - Base with index and displacement
 - Base scaled index with displacement
 - Relative




Example: PowerPC Addressing Modes

- Load/store architecture
 - Indirect
 - Instruction includes 16 bit displacement to be added to base register (may be GP register)
 - Can replace base register content with new address
 - Indirect indexed
 - Instruction references base register and index register (both may be GP)
 - EA is sum of contents
- Branch address
 - Absolute
 - Relative
 - Indirect
- Arithmetic
 - Operands in registers or part of instruction
 - Floating point is register only




(a) Indirect Addressing



(b) Indirect Indexed Addressing

Register Model

- CPU must have some working space (temporary storage)
- Called registers
- Number and function vary between processor designs
- One of the major design decisions
- Top level of memory hierarchy
- Registers must be named
 - e.g. A, B, R00, R01, PC, etc.



Data Registers	
D0	
D1	
D2	
D3	
D4	
D5	
D6	
D7	

Address Registers	
A0	
A1	
A2	
A3	
A4	
A5	
A6	
A7	
A7'	

Program Status	
Program Counter	
Status Register	

(a) MC68000

General Registers

AX	Accumulator
BX	Base
CX	Count
DX	Data

Pointer & Index

SP	Stack Pointer
BP	Base Pointer
SI	Source Index
DI	Dest Index

Segment

CS	Code
DS	Data
SS	Stack
ES	Extra

Program Status

Instr Ptr
Flags

(b) 8086

General Registers

EAX	AX
EBX	BX
ECX	CX
EDX	DX

ESP	SP
EBP	BP
ESI	SI
EDI	DI


Program Status

FLAGS Register
Instruction Pointer

(c) 80386 - Pentium II

Register Model


- User Visible Registers
 - General Purpose
 - Data
 - Address
 - Condition Codes
 - May be true general purpose
 - May be restricted
 - May be used for data or addressing
 - Data
 - Accumulator
 - Addressing
 - Segment
 - Make them general purpose
 - Increase flexibility and programmer options
 - Increase instruction size & complexity
 - Make them specialized
 - Smaller (faster) instructions
 - Less flexibility



- Condition Code Registers
 - Sets of individual bits
 - e.g. result of last operation was zero
 - Can be read (implicitly) by programs
 - e.g. Jump if zero
 - Can not (usually) be set by programs

Register Model

- Control & Status Registers
 - Program Counter
 - Instruction Decoding Register
 - Memory Address Register
 - Memory Buffer Register
- Program Status Word
 - A set of bits
 - Includes Condition Codes
 - Sign of last result
 - Zero
 - Carry
 - Equal
 - Overflow
 - Interrupt enable/disable
 - Supervisor




Supervisor Mode or Kernel mode

- CPU Mode
- Allows privileged instructions to execute
- Can access all resources
- Used by operating system
- Not available to user programs

Register Model

- Other Registers
 - May have registers pointing to:
 - Process control blocks (see O/S)
 - Interrupt Vectors (see O/S)
 - Special Registers
- Depend on CPU Design
- Must be identified



Example Register Organizations

Data Registers	
D0	
D1	
D2	
D3	
D4	
D5	
D6	
D7	

Address Registers	
A0	
A1	
A2	
A3	
A4	
A5	
A6	
A7	
A7'	

Program Status	
Program Counter	
Status Register	

(a) MC68000

General Registers

AX	Accumulator
BX	Base
CX	Count
DX	Data

Pointer & Index

SP	Stack Pointer
BP	Base Pointer
SI	Source Index
DI	Dest Index

Segment

CS	Code
DS	Data
SS	Stack
ES	Extra

Program Status

Instr Ptr
Flags

(b) 8086

General Registers

EAX		AX
EBX		BX
ECX		CX
EDX		DX

ESP		SP
EBP		BP
ESI		SI
EDI		DI

Program Status

FLAGS Register
Instruction Pointer

(c) 80386 - Pentium II


Instruction Format

Elements of an Instruction

- Operation code (Op-code) – Must have
 - Do this
 - Command / What to do
- Associated Data
 - Called “Operand”
 - May be Zero (NO) or One or Two or Three or More
 - Depend on Instruction
 - Normally specify
 - Source of Data, One or Two
 - Destination or Result of Data
 - Next Instruction reference
- Source Operand reference
 - To this
- Result Operand reference
 - Put the answer here
- Next Instruction Reference
 - When you have done that, do this...



0-address Instruction Format



1-address Instruction Format



2-address Instruction Format




3-address Instruction Format

Operands

- Specify data for instruction
- Tell where is data
 - => Addressing Mode
- Data Location
 - CPU Register
 - Main memory (or virtual memory or cache)
 - I/O Device
 - Coded in the instruction




Instruction Format



Instruction Representation

- In machine code each instruction has a unique bit pattern
=> Binary Number
- For human consumption (well, programmers anyway) a symbolic representation is used
=> Assembly Language / Code
e.g. ADD, SUB, LOAD
- Operands can also be represented in this way
 - ADD A,B
- Easily Mapping between Machine Code and Assembly Code
 - Opcode => Binary ⇔ Operation Symbolic
 - Operand => Binary ⇔ Operand Symbolic




MOV BX, CS



Opcode = MOV
MOD = R/M is a register
REG = CS
R/M = BX

Instruction Representation

Assembly of Instructions



```
// Assemble Beta op instructions
.macro betaop(OP,RA,RB,RC) {
    .align 4
    LONG ((OP<<26)+(RC%32)<<21)+(RA%32)<<16)+(RB%32)<<11))
}

// Assemble Beta opc instructions
.macro betaopc(OP,RA,CC,RC) {
    .align 4
    LONG ((OP<<26)+(RC%32)<<21)+(RA%32)<<16)+(CC % 0x10000))
}

// Assemble Beta branch instructions
.macro betabr(OP,RA,RC,LABEL) betaopc(OP,RA,((LABEL-(. +4))>>2),RC)
```

“.align 4” ensures instructions will begin on word boundary (i.e., address = 0 mod 4)


For example:

```
.macro ADDC(RA,C,RC)    betaopc(0x30,RA,C,RC)

ADDC(R15, -32768, R0) --> betaopc(0x30,15,-32768,0)
```

Programming Languages

32-bit (4-byte) ADD instruction:



Means, to the BETA, $\text{Reg}[4] \leftarrow \text{Reg}[2] + \text{Reg}[3]$

We'd rather write in *assembly language*:

ADD(R2, R3, R4)

Today

or better yet a *high-level language*:

a = b + c;

Coming up

Instruction Codes

- Low Level
 - Machine Code
 - => Binary
 - => Computer uses
 - Assembly Code
 - => Symbolic Represent for Machine Code
 - => Human uses
- Intermediate / High Level
 - => Human uses
 - C/C++ Language
 - Other Language
 - Script-Based Language
 - Collections of Programs

High-level Language

```
Temp = v[k];  
v[k] = v[k+1];  
v[k+1] = temp;
```

C/Java compiler

```
TEMP = V(K)  
V(K) = V(K+1)  
V(K+1) = TEMP
```

Fortran compiler

Assembly Language

```
lw $t0, 0($2)  
lw $t1, 4($2)  
sw $t1, 0($2)  
sw $t0, 4($2)
```


MIPS Assembler

Machine Language

```
0000 1001 1100 0110 1010 1111 0101 1000  
1010 1111 0101 1000 0000 1001 1100 0110  
1100 0110 1010 1111 0101 1000 0000 1001  
0101 1000 0000 1001 1100 0110 1010 1111
```


Instruction Types

- Depend on “Opcode”
- Working with CPU Registers
- Data processing
 - Process numbers => Change Values
 - Using ALU / Operating Unit
- Data storage (main memory)
 - Store Numbers
 - Using Main Memory
- Data movement (I/O)
 - Move/Transfer Data
 - Using Input / Output
- Program flow control
 - Change Sequence of Program
 - Location of Next Instruction to be executed






Types of Operand

- Addresses
- Numbers
 - Integer
 - Floating Point
- Characters
 - ASCII etc.
- Logical Data
 - Bits or flags



Instruction Formats

- Layout of bits in an instruction
- Includes opcode
- Includes (implicit or explicit) operand(s)
- Usually more than one instruction format in an instruction set



Instruction Length

- Affected by and affects:
 - Memory size
 - Memory organization
 - Bus structure
 - CPU complexity
 - CPU speed
- Trade off between powerful instruction repertoire and saving space
- Allocation of Bits
 - Number of addressing modes
 - Number of operands
 - Register versus memory
 - Number of register sets
 - Address range
 - Address granularity

op-code

op-code address


op-code address address

op-code address address address

op-code address

op-code address





Instruction Format Examples



D/I = Direct/Indirect address
 Z/C = Page 0 or Current page
 CLA = Clear Accumulator
 CLL = Clear Link
 CMA = CoMplement Accumulator
 CML = CoMplement Link
 RAR = Rotate Accumulator Right
 RAL = Rotate Accumulator Left
 BSW = Byte SWap

LAC = Increment ACcumulator
 SMA = Skip on Minus Accumulator
 SZA = Skip on Zero Accumulator
 SNL = Skip on Nonzero Link
 RSS = Reverse Skip Sense
 OSR = Or with Switch Register
 HLT = HaLT
 MQA = Multiplier Quotient into Accumulator
 MQL = Multiplier Quotient Load

PDP-8 Instruction Format




(c) Load/store instructions



(c) Load/store instructions



(d) Integer arithmetic, logical, and shift/rotate instructions



A = Absolute or PC relative
 L = Link or subopcode
 O = Record overflow in XER
 R = Record condition in CRI

XO = Opcode extension
 S = Part of shift amount field
 * = 64-bit implementation only

PowerPC Instruction Formats

Byte Order

- Binary Arrangement
- What order do we read numbers that occupy more than one byte
- e.g. (numbers in hex to make it easy to read)

• 12345678 can be stored in 4x8bit locations as follows

Address	Value (1)	Value(2)
• 184	12	78
• 185	34	56
• 186	56	34
• 186	78	12

```

struct{
    int    a;      //0x1112_1314      word
    int    pad;    //
    double b;      //0x2122_2324_2526_2728  doubleword
    char*   c;      //0x3132_3334      word
    char    d[7];   //'A','B','C','D','E','F','G'  byte array
    short   e;      //0x5152      halfword
    int     f;      //0x6161_6364      word
} s;
    
```

Big-endian address mapping

Byte Address	11	12	13	14				
00	00	01	02	03	04	05	06	07
	21	22	23	24	25	26	27	28
08	08	09	0A	0B	0C	0D	0E	0F
	31	32	33	34	'A'	'B'	'C'	'D'
10	10	11	12	13	14	15	16	17
	'E'	'F'	'G'		51	52		
18	18	19	1A	1B	1C	1D	1E	1F
	61	62	63	64				
20	20	21	22	23				


Little-endian address mapping

	11	12	13	14					Byte Address
	07	06	05	04	03	02	01	00	00
	21	22	23	24	25	26	27	28	
	0F	0E	0D	0C	0B	0A	09	08	08
	'D'	'C'	'B'	'A'	31	32	33	34	10
	17	16	15	14	13	12	11	10	
		51	52		'G'	'F'	'E'		18
	1F	1E	1D	1C	1B	1A	19	18	
					61	62	63	64	20
					23	22	21	20	

- i.e. read top down or bottom up?

Byte Order Names

- The problem is called Endian
- The system on the left has the least significant byte in the lowest address
- This is called “Big-Endian”
- The system on the right has the least significant byte in the highest address
- This is called “Little-Endian”



00	11
	12
	13
	14
04	
08	21
	22
	23
	24
0C	25
	26
	27
	28
10	31
	32
	33
	34
14	'A'
	'B'
	'C'
	'D'
18	'E'
	'F'
	'G'
1C	51
	52
20	61
	62
	63
	64

(a) Big-endian

00	14
	13
	12
	11
04	
08	28
	27
	26
	25
0C	24
	23
	22
	21
10	34
	33
	32
	31
14	'A'
	'B'
	'C'
	'D'
18	'E'
	'F'
	'G'
1C	52
	51
20	64
	63
	62
	61

(b) Little-endian

Standard...What Standard?



- Pentium (80x86), VAX are little-endian
- IBM 370, Motorola 680x0 (Mac), and most RISC are big-endian
- Internet is big-endian
 - Makes writing Internet programs on PC more awkward!
 - WinSock provides htoi and itoh (Host to Internet & Internet to Host) functions to convert

Types of Computer Architecture

- Different Concepts
- RISC – Reduced Instruction Set Computer
- CISC – Complex Instruction Set Computer




Two styles of CPU design




RISC

- Reduced Instruction Set Computer
- Key features
 - Large number of general purpose registers
 - or use of compiler technology to optimize register use
 - Limited and simple instruction set
 - Normally, one instruction executes one operation
 - All instructions are fix length
 - Instruction execution times are same, constant
 - Control Unit is optimized
 - Emphasis on optimising the instruction pipeline



RISC Characteristics

- One instruction per cycle
- Register to register operations
- Few, simple addressing modes
- Few, simple instruction formats
- Hardwired design (no microcode)
- Fixed instruction format
- More compile time/effort




CISC

- Complex Instruction Set Computer
- Key features
 - Small number of general purpose registers
 - Complex instructions
 - One instruction can do many operations
 - Variable length instructions
 - Instruction execution times are different
 - Control unit is complex




CISC & RISC PROCESSORS





Driving force for CISC

- Software costs far exceed hardware costs
- Increasingly complex high level languages
- Semantic gap
- Leads to:
 - Large instruction sets
 - More addressing modes
 - Hardware implementations of HLL statements
 - e.g. CASE (switch) on VAX
- Ease compiler writing
- Improve execution efficiency
 - Complex operations in microcode
- Support more complex HLLs




Why CISC ?

- Compiler simplification?
 - Disputed...
 - Complex machine instructions harder to exploit
 - Optimization more difficult
- Smaller programs?
 - Program takes up less memory but...
 - Memory is now cheap
 - May not occupy less bits, just look shorter in symbolic form
 - More instructions require longer op-codes
 - Register references require fewer bits
- Faster programs?
 - Bias towards use of simpler instructions
 - More complex control unit
 - Microprogram control store larger
 - thus simple instructions take longer to execute
- It is far from clear that CISC is the appropriate solution





RISC vs CISC

- Not clear cut
- Many designs borrow from both philosophies
- e.g. ARM and x86/x64




RISC vs. CISC

CISC	RISC
Emphasis on hardware	Emphasis on software
Multiple instruction sizes and formats	Instructions of same set with few formats
Less registers	Uses more registers
More addressing modes	Fewer addressing modes
Extensive use of microprogramming	Complexity in compiler
Instructions take a varying amount of cycle time	Instructions take one cycle time
Pipelining is difficult	Pipelining is easy

CISC Complex Instruction Set Computer	Number of Registers  <p>Original x86 16-bit registers</p> <p>Limited number of registers</p>	Address Modes for Instructions ADD 4(x2), x3 $\text{mem}[\text{x2}+4] \leftarrow \text{mem}[\text{x2}+4] + \text{x3}$ Complex address modes. Use mem addresses in operations
RISC Reduced Instruction Set Computer	 <p>Lots of registers (avoid memory load and save)</p>	LW x4, 4(x2) $\text{x4} \leftarrow \text{mem}[\text{x2}+4]$ ADD x3, x4, x3 $\text{x3} \leftarrow \text{x4} + \text{x3}$ SW x3, 4(x2) $\text{x3} \rightarrow \text{mem}[\text{x2}+4]$ All operations are done on registers

Conclusion

- Program execution may be interrupted for other tasks
- Instruction Cycle
 - Fetch, Execution, Interrupt
- Instruction Set Architecture (ISA)
 - Addressing Mode – Locate Data
 - Register Model – CPU Store
 - Instruction Format
 - Opcode + Operands
 - Byte-Order – Arrange of numbers
- CISC vs RISC have Pros and Cons



END

Questions?