

Embedded Systems Mini-Project

Avalon Camera Controller Implementation on Cyclone V FPGA

Snoeijs, Jan	Spieler, Michael
EPFL	EPFL
<code>jan.snoeijs@epfl.ch</code>	<code>michael.spieler@epfl.ch</code>

January 2018

1 Introduction

In this document we present our implementation of the design proposed in our report of laboratory 3, on the Cyclone V FPGA using a NIOS II processor and an Avalon Bus. We will more specifically detail the changes we made compared to the theoretical design and explain the structure of the hardware and the software source files, as well as the top-level Qsys connectivity.

2 Hardware structure

In this section we present the hardware structure of our implemented design and compare the small differences with the theoretical design.

2.1 Custom Component: Avalon Camera Controller

The implemented hardware architecture of the custom camera controller is shown in Figure 1. We made some changes compared to the theoretical version of the design; specifically, we added (green) and removed (red) some top-level connections, put the LineFIFO out of the Camera Interface component and the PLL outside our Custom Component (connected as an additional component in Qsys). These changes are induced by the hierarchy we chose for our VHDL files, and for simplicity the routing of all internal components was done in our custom component top-level file. Concerning the PLL, we removed it from our component because its clock output was always zero if we integrated it.




Figure 1: Custom avalon camera controller — Implemented architecture and modifications

2.2 Integration of Custom Component in FPGA

Figure 2 shows the full system architecture implemented on the Cyclone V FPGA.




Figure 2: FPGA Full System Architecture — Implementation on Cyclone V

3 Hardware Implementation

We present the detailed implementation of the hardware architecture shown in the previous section.

3.1 Avalon Slave Component

The updated Avalon slave component block diagram is shown in figure 3. We made some changes since the original design:

- The Start Image Interrupt was removed because it was not useful on the software side.
- The **MasterEnable** signal was removed, since it was not required.
- The **AddressUpdate** signal was moved to the Camera Interface component because we changed the behaviour such that the DMA component updates it's destination address on every new incoming frame.
- The image address in the **IAR** register can be updated anytime. For an ongoing transfer the frame will be stored at it's initial address and an update will be applied for the next frame.
- We defined that only 32bit word access are allowed to the registers to simplify our design.




Figure 3: Camera Avalon slave block diagram

3.1.1 VHDL structure

The avalon slave has following VHDL processes:

pRegWr Handles Avalon write access to internal registers.

pRegRd Handles Avalon read access to internal registers.

pInt Generates an interrupt on **IRQ** signal when the **ImageEndIrq** line is asserted and the interrupt is enabled in **IMR** Interrupt Mask Register.

3.1.2 Interrupts

The camera controller provides an interrupt for when a frame is received. It can be enabled using the Interrupt Mask Register (IMR). The correct functioning of the interrupt was successfully tested in the software running on NIOS-II¹.

¹There was a minor issue that the Altera NIOS-II BSP generator provided false interrupt numbers in the system.h file (which were all set to -1). Thus, we took the interrupt number from Qsys, which then worked fine.

3.2 Camera Controller Component

The updated Avalon slave component block diagram is shown in figure 3. We made some changes since the original design:

- The `AddressUpdate` signal was moved to the Camera Interface component because we changed the behaviour such that the DMA component updates it's destination address on every new incoming frame.
- The signals `LineFIFOclear` and `PixFIFOclear` were added to ensure a defined FIFO state on every new frame reception.
- We removed the down-sampling since it was not necessary (see explanation below).




Figure 4: Camera interface block diagram

3.2.1 Data reception

The camera data transmission is summarized in figure 5. Figure 5a shows the signals of one frame transmission and figure 5b gives a more detailed view of the line transmission.




Figure 5: Camera signals wave diagram.

Figure 6 shows the timing diagram of the input and output signals of the final camera interface.

Note: One of the changes from the original design was that we removed the down-sampling of the image. This was due to the fact that with our chosen camera configuration the received frame consists of 640x480 sensors instead of pixels. As a result, the image after the conversion from Bayer to RGB has 320x240 pixels, which is already the right dimension. Thus, there is no need for the down-sampling the frame, which we then removed from the final implementation. This means that every received pixel is directly forwarded to the DMA controller.




Figure 6: Camera interface signals transforming the Bayer pattern to a RGB pixel.

3.2.2 Finite State Machine

Figure 7 shows the 3 internal Finite State Machines in the Camera Interface. The first one is for activation the interface through the **CameraInterfaceEnable** signal. It set's the component into the **ACTIVE** state when the first start of frame is received while **CameraInterfaceEnable** is asserted. This guarantees that only entire images are received even if the interface is enabled during a frame transmission. The second FSM handles the sensor line states corresponding to the camera LVAL signal. It alternates between the states **LBUFFER** for buffering a line into LineFIFO and **LPROCESS** for processing the incoming line with the buffered line. The third FSM handles the pixel processing during the **LPROCESS** state. It alternates between **PBUFFER** where the pixel data are cached and **PWRITE** where the RGB pixel is generated and written into the PixelFIFO.




Figure 7: Camera interface Finite State Machine transition schema.

Figure 8 illustrates conceptually the process of RGB image combination from the Bayer pattern which depends on the **PixelState**. Those steps are realized inside the FSM VHDL process.




Figure 8: Bayer pattern to RGB conversion depending on PixelState.

3.2.3 VHDL structure

The camera interface has following VHDL processes:

pStateTransition Makes the state transition of the FSMs synchronous to PIXCLK.

pNextStateLogic Asynchronous process that determines the next states for the FSMs.

pActive Allows the activation of the camera interface through the CameraInterfaceEnable signal. This process prevents activation during an ongoing frame transmission to ensure receiving valid image data. Furthermore, at the beginning of a new incoming frame, it asserts the signals `PixFIFOaclr`, `LineFIFOclear` and `AddressUpdate` to reset the FIFOs and notify the master to copy the image address register from the slave.


pEndIrq Generates the ImageEnd interrupt.

All signals in the Camera Interface are in the 10MHz PIXCLK domain except for the process `pEndIrq` which is synchronous to the 50MHz main clock domain.


3.2.4 Timing

Figure 9 shows the camera interface simulated in the test bench. The signals `Clk`, `FValid`, `LValid`, `CamData` and `LineFIFOData` are provided by the simulation. The signal `PixFIFOData[15:0]` and `PixFIFOwreq` are the output signals. The signals `PixelState` and `LineState` represent the internal states of the finite state machine.

In the shown simulation, we applied the input signal for only one line of 4 pixels. The working principle is the same for any image size. We observe a correct state transition of `LineState` through `IDLE`, `LBUFFER`, `PAUSE`, `LPROCESS` and `IDLE` again. Figure 9b shows that only during `LPROCESS` the `PixelState` FSM is active and alternates between the states `PBUFFER` and `PWRITE`. Those states control the pixel FIFO write request signal `PixFIFOwreq` to write `PixFIFOData` into the FIFO.



(a) Simulation of the line buffer phase, where the first sensor line is stored in the LineFIFO.




(b) Simulation of the line process phase, where the bayer pattern is converted into RGB format.

Figure 9: Simulation of the camera interface line reception.


We verified the camera interface behaviour by exposing the internal states on GPIOs and capturing them with a logic analyzer.

Figure 10a shows the state transition of `LineState(1..2)` at the beginning of an frame transfer. It controls the signals `LineFIFOwreq` and `LineFIFOrrreq` for writing to or respectively reading from the line FIFO.

Figure 10b shows the state transition of `PixelState(1..2)` during `LPROCESS`. It controls the signals `PixFIFOwreq` and `PixFIFOData` to write the processed RGB data into the pixel FIFO.



(a) LineState capture.



(b) PixelState capture.

Figure 10: Capture of the line reception.

3.3 Avalon Master component

The master component reads the data from the dual-clocked PixFIFO and writes in the SDRAM through burst transfers on the Avalon bus. The slave component transmits the memory address of the start of the image. During one burst, 8 32-bit words are sent sequentially to the memory. The component's behavior is controlled by a tri-state FSM which generates the necessary Avalon signals which are necessary for a burst transfer. For example, the outputting of the Avalon address and the dependency to input signal `waitreq` are handled by this state machine.




Figure 11: Master component — Interconnects

3.3.1 Finite state machine description

The FSM is in IDLE state until the PixFIFO (32 x 16-bits) gets filled with atleast 16 pixels (16 lines of 16 bits). Between the theoretical design and the implementation we chose to increase the width of the PixFIFO. In the implementation, the state machine is triggered by the `rdusedw[4...0]` signal instead of by the `fifo_full` signal, which should be more robust to data losses in cases of a long wait time on the avalon side. An extra state was added to the finite state machine so that the data transfers in a bursts are consecutive and not interrupted by a processing cycle as that would have been the case with only 2 states. In fact, in the theoretical design we overlooked the fact that only one 16-bit data is available at the same time at the output of the FIFO. Thus the added state (STORE) actually stores the data contained in the FIFO into a register where all the data is available in parallel. We unfortunately first wrote the master VHDL before realizing that the data can have a different format at the input and output of an Altera FIFO, which would have saved us some logic in the master component. Nevertheless, our implementation of this logic should be functionally correct. Finally the WRITE is the state in which the burst transfers are executed and is similar to the one presented in the theoretical design.




Figure 12: Master component — Modified finite state machine




Figure 13: Master — Internal structure of the datapath

3.3.2 Timing

The same timings as presented in theory were observed in the results of Modelsim simulations and also with the logic analyzer. In the theoretical design we misinterpreted the `byte_enable` signal. Since we send 32-bit words in parallel, all the bytes are assumed valid and thus `byte_enable` should always be 1111 (If doing writes of only 32bit words, the signal could even be omitted to our knowledge). Figures 14 and 15 show the simulation results of the master component working isolated from the rest of the design by providing arbitrary FIFO output signals as a stimuli.




Figure 14: Results of Modelsim simulation of master component — Avalon signals




Figure 15: Results of Modelsim simulations of master component — PixFIFO signals

During debugging we verified the timing of the component in the real system by exposing the Avalon master signals on free GPIOs and capturing them with a logic analyzer. Figure 16 shows the capture of the most important signals. We observe that the waitrequest is asserted for the first clock cycle and it is correctly considered by the Avalon master, delaying the burst for one more clock cycle. The burst finished after 8 clock cycles by de-asserting the Write signal.




Figure 16: Logic analyzer capture of one Avalon burst write running in the complete system.

3.3.3 Limitations

One known limitation of the interface is that if the camera is wrongly configured for a different frame size, a buffer overrun can occur. This is due to the fact that we do not count the number of

received pixels and therefore there is no boundary check. Thus, the DMA always writes the whole data stream into memory even if it does not fit the image buffer. ²

3.4 Altera FIFO components configuration

Our design comprises two FIFOs provided by ALTERA. The table 1 shows how we configured LineFIFO, used by our camera interface component and PixFIFO, the input of the master component. The `rdreq` signal acts like an acknowledge in both our FIFOs, this allows to have no delay between the moment when `rdreq` is asserted and the actual readout of the data (show ahead option)

Table 1: ALTERA FIFOs configuration

Configurations	LineFIFO	PixFIFO
Width	2048	32
element size (bits)	5	16
Clock	Single	Dual
control signals	<code>almost_full</code>	<code>rdusedw[4...0]</code>
<code>rdreq</code>	show ahead	show ahead

4 Qsys Configuration and Interconnects

Finally, our custom `cam_controller` component is inserted in Qsys and connected to the rest of the system. The Qsys system view is presented in figure 17. The `cam_controller` component has following connections: a clock, a reset source, NIOS-II data master to the Avalon slave, the Avalon master to the `address_span_extender` to access the external SDRAM memory and an interrupt sender to the NIOS-II. The camera and debug signals are exported as a conduit which makes them accessible in the DE0 Nano SoC top level design where we connect them to the GPIOs.

To make the camera work we also needed to added the components I2C for configuration and a PLL delivering a 10MHz clock source source to the camera.

²This is a possible point of improvement: We could add a counter with an image size register to the component. This would allow us to check the number of bytes received and to stop when the maximum is reached.




Figure 17: Qsys system view.

5 Software on the NIOS-II processor

5.1 Camera API description

The developed camera software allows to receive and store image frames from the camera into a memory buffer. In this part we will go through the camera driver API presented in listing 1 by using an illustrative example setup as shown in listing 2.

Listing 1: camera.h

```

1 void camera_enable(void);
2 void camera_disable(void);
3 void camera_enable_receive(void);
4 void camera_disable_receive(void);
5 void camera_enable_interrupt(void);
6 void camera_disable_interrupt(void);
7 void camera_setup(i2c_dev *i2c, uint16_t *buf, void (*isr)(void *), void *isr_arg);
8 bool camera_image_received(void);
9 void camera_clear_irq_flag(void);
10 void camera_set_frame_buffer(uint16_t *buf);
11 uint16_t *camera_get_frame_buffer(void);
12 void camera_dump_regs(void);

```

First the camera needs to be woken up from reset. The functions `camera_enable()` and `camera_disable()` allow to do this from software. Then we can configure camera over I2C using the function `camera_setup()`. It takes as argument the configured I2C driver, a frame buffer pointer where the image needs to be stored and it enables interrupts if an interrupt service routine (ISR) is provided through a function pointer. In this example we use an interrupt which is explained later.

Now the camera is running and sending images but we're not receiving anything yet. We have to enable frame reception through `camera_enable_receive()` to make the camera controller start accepting data.

When an frame is received from the camera, the controller triggers an interrupt and the `camera_interrupt()` routine is called. Ideally the camera interrupt routine is used to hand over a received frame to the LCD controller. The function `camera_get_frame_buffer()` gives us the

pointer to the received frame. To avoid that the camera controller writes into the frame buffer while it is displayed on the LCD, we can set a new frame buffer using `camera_set_frame_buffer()`. Finally, we need to clear the interrupt flag to mark the interrupt as served and to prevent the ISR from being called again after return.

For debugging purposes we implemented the function `camera_dump_regs()` to which reads all useful camera configuration registers and prints them to the console.

Listing 2: example.c

```

1 void example(void)
2 {
3     i2c_dev i2c = i2c_inst((void *) I2C_BASE);
4     i2c_init(&i2c, I2C_FREQ);
5
6     camera_enable();
7
8     sleep(1); // give the camera time to boot
9
10    camera_setup(&i2c, IMAGE_BUFFER, camera_interrupt, NULL);
11    lcd_setup();
12
13    // start reception
14    camera_enable_receive();
15
16    while (1) {
17        // do something
18    }
19 }
20
21 void camera_interrupt(void *arg)
22 {
23     uint16_t *frame = camera_get_frame_buffer();
24
25     // do something with the frame
26     lcd_display_frame(frame);
27
28     // where should the next frame go?
29     frame = get_next_frame();
30     camera_set_frame_buffer(next_image);
31
32     camera_clear_irq_flag();
33 }

```

Note: Image reception can also be done without using interrupts by polling and clearing the camera controller interrupt flag through the functions `camera_image_received()` and `camera_clear_irq_flag()`.

5.2 Image downloading on a PC

To inspect the output image we implemented the function `dump_image()`, which makes use of the Altera NIOS host filesystem feature accessible through the debugger. It creates a file on the debugger host file system and dumps the image contents in the simple ASCII PPM image format standard.

5.3 Interfacing with an LCD

As illustrated in the example code above, the LCD interface would be relatively straightforward by using the camera interrupt to exchange frame buffers between camera and LCD. Unfortunately, this was not realized because of lack of a working DMA.

6 Issues encountered

We encountered a major issue during the implementation of the design which was that we were not able to write data from the master component to the SDRAM memory. We spent a lot of time trying to figure out what could be the cause of this issue and unfortunately did not manage to find it. Our debugging process consisted of exporting internal signals of our design to the top-level component and connecting them to GPIO pins of the FPGA, which allowed us to observe their behavior with the logic analyzer. Specifically, for this issue we checked the following points:

- All Avalon burst transfer signals including the address and `wait_request` behave correctly both Modelsim and on logic analyzer after having exported these signals to GPIO pins of the FPGA
- The micro-switches of the FPGA are set to the correct position
- The SD-Card is configured correctly because we could write to the memory from the software code on NIOS II
- WriteData is non zero
- Our custom IP component is connected in Qsys to the address span expander on the windowed slave input, like the NIOS II processor. The address span expander is correctly configured and connected to SDRAM (Same as other groups whoes design is functional)

7 Conclusion

We presented the changes we made to the design during its implementation. Most of the changes are due to the appearance of unexpected problems when we implemented the design exactly as we presented in Lab 3. Unfortunately the complete system was not functional on the FPGA because the DMA transfers from the maser component did not work and at some point we ran out of debugging ideas to fix this problem. Nevertheless, the hardware and software implementation is complete. Except from the DMA issue, everything seems to be working as designed and the system is ready to be integrated into the full system with Camera and LCD.

8 Appendix

8.1 Camera configuration

In the function `camera_setup()` we apply following camera configuration:

- `ROW_SIZE` (R0x03) = 1919, Image row dimension
- `COLUMN_SIZE` (R0x04) = 2559, Image column dimension
- `SHUTTER_WIDTH_LOWER` (R0x09) = 3
- `SHUTTER_WIDTH_UPPER` (R0x08) = 0
- `ROW_ADDRESS_MODE` (R0x22), Enable row downsampling and binning
 - `ROW_BIN` bit[5:4] = 3
 - `ROW_SKIP` bit[2:0] = 3
- `COLUMN_ADDRESS_MODE` (R0x23), Enable column downsampling and binning
 - `COL_BIN` bit[5:4] = 3
 - `COL_SKIP` bit[2:0] = 3
- `VERTICAL_BLANK` (R0x06) = 500, decreases frame rate
- `PIXEL_CLOCK_CONTROL` (R0x0A), Invert PIXCLK polarity
 - `INVERT_PIXCLK` bit[15] = 1
- `OUTPUT_CONTROL` (R0x07), Enable camera
 - `CHIP_ENABLE` bit[2] = 1

Optional configuration setup which was helpful for debugging:

- `READ_MODE_2` (R0x20), mirrored image output
 - `MIRROR_ROW` bit[15] = 1
 - `MIRROR_COL` bit[14] = 1
- `TEST_PATTERN_CONTROL` (R0xA0), Enable test pattern for debugging
 - `ENABLE_TEST_PATTERN` bit[0] = 1
 - `TEST_PATTERN_TYPE` = `TEST_PATTERN_MONOCHROME_VERTICAL_BARS` = 7
- `TEST_PATTERN_RED` (R0xA2) = 0x080
- `TEST_PATTERN_GREEN` (R0xA1) = 0xff
- `TEST_PATTERN_BLUE` (R0xA3) = 0xA80
- `TEST_PATTERN_BAR_WIDTH` (R0xA4) = 8

8.2 Register map

Warning: All registers must be accessed by 32bit word writes. Any byte or half-word access will result in overwriting the entire register.

8.2.1 Control Register (CR)

Address offset: 0x00

Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved														CE	EN

Reserved Bits 31:2, read only
Reserved, read as 0

CE Bit 1, read/write
Camera Enable. Controls the camera reset line.
0: Camera is held in reset.
1: Camera is enabled.

EN Bit 0, read/write
Enable the Camera controller.
0: Camera controller is disabled all camera signals are ignored.
1: Camera controller is enabled.
Note: If the camera controller is enabled while the camera is sending a frame, the ongoing transfer is ignored and the enable takes only effect at the next transfer.

8.2.2 Interrupt Mask Register (IMR)

Address offset: 0x01

Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved														EIE	

Reserved Bits 31:1, read only
Reserved, read as 0

EIE Bit 0, read/write
image reception End Interrupt Enable.
0: Interrupt is inhibited.
1: Interrupt is generated when the bit EIF=1 in ISR register.

8.2.3 Interrupt Status Register (ISR)

Address offset: 0x02

Reset Value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved														EIF	


Reserved Bits 31:1, read only
Reserved, read as 0

EIF Bit 0, read/write
End Interrupt Flag. Set by hardware when the image data is completely written to memory. This bit must be cleared by software by writing a 1.

8.2.4 Image Address Register (IAR)

Address offset: 0x03

Reset Value: 0x00000000



IA Bits 31:0, read/write
Image Address. Destination address for the $320 \times 240 \times 2 = 153600$ byte long image buffer.
Note: This register should be written only between image receptions to guarantee a correct address update. Ideally this is done in the "image reception end interrupt" ISR.