Computer Architecture I CEG2136

Review 2021 Older Final Exams û u Ottawa

L'Université canadienne Canada's university

Université d'Ottawa | University of Ottawa



www.uOttawa.ca

- Q1.1 For 1 K memory locations you need:
 - (a) 8 address lines
 - (b) 10 address lines
 - (c) 12 address lines
 - (d) None of the above


A memory with a capacity of 2^m words requires m address lines.

So, for $2^m = 2^{10}$, we need m = 10 address lines

Q1.2 Which CPU register provides t	the address
from which the next instruction	opcode is
to be fetched?	

- (a) Instruction register IR
- (b) Accumulator AC
- (c) Program counter PC
- (d) None of these

Address m bits	Location = N bit word
0000	WORD 0
0001	WORD 1
0010	WORD 2
0011	WORD 3
•••	•••
$(2^m-1)_2$	WORD 2 ^m -1



Q1.4 An arithmetic unit performs basic operations on two numbers A and B, under the

control of two bits S and C_{in}., as shown in the following table:


S	Cin = 0	Cin = 1
0	F = A + B (addition)	F = A + 1 (increment A)
1	F = A - 1 (decrement A)	F = A + B'+ 1 (subtraction)

S	Cin = 0	Cin = 1
0	$F = A_2 A_1 A_0 + B_2 B_1 B_0$	$F = A_2 A_1 A_0 + 0 0 0 + 1$
1	$F = A_2 A_1 A_0 + 1 1 1$	$F = A_2 A_1 A_0 + B'_2 B'_1 B'_0 + 1$

S C _{in} S ₁ S ₀	X _i	Yi
00	A _i	B _i
01	A_{i}	0
10	A _i	1
11	A_{i}	B' _i

The following combinational circuit (multiplexor and full adder) is used to implement the functions described above for bit i.

Select from the following combinations of multiplexor inputs which set of logic values implements correctly the above functions



(a)
$$D_0=B_i'$$
, $D_1=0$, $D_2=1$, $D_3=B_i$


(b)
$$D_0=0$$
, $D_1=B_i$, $D_2=B_i'$, $D_3=1$

(c)
$$D_0=1$$
, $D_1=B_i'$, $D_2=B_i$, $D_3=0$

(d)
$$D_0=B_i$$
, $D_1=0$, $D_2=1$, $D_3=B_i$

(e)
$$D_0=1$$
, $D_1=B_i$, $D_2=B_i'$, $D_3=0$

Q2. The block diagram of the basic computer that was introduced in chapter 5 of Mano's textbook is given in the annex, along with its instruction list. The instruction word is 16 bit long and has the following structure ...



Q2.1 At some point, the content of **PC** of the basic computer is **3AF** (all numbers are in hexadecimal) and the content of **AC** is **2EC3**, as shown in the following table. The content of memory is partially given below, as well:

MEMORY BASIC COMPUTER REGISTER				OMPUTER REGISTERS	
	Address	Memory content			Content before instruction execution
	3AD	<u>03B5</u> K		PC	3AF
	3AE	ABBA		AC	2EC3
	3AF ←	93AD		AR	0000
	3B0	DEED		DR	0000
	3B1	7BEE		IR	0000
	3B2	AD08		Е	0
	3B3	10BC		I	0
	3B4	1CAA		SC	
	3B5 <	3B9F			
	3B6	3BA0			

a. What is the instruction that will be fetched and executed?

ADD 3AD I

b. Show the operands and the binary operation that will be performed in the AC when the instruction is executed.

2EC3 + 3B9F


as well:				
I=0		l=1		
Direct	addr.	Indirect	addr.	j
Assembly	Machine	Assembly	Machine	Description
language	Code	language	Code	
syntax	(Hex)	syntax	(Hex)	
AND adr	0adr	AND adr i	8(adr)	AND memory word M to AC
ADD adr	1(adr)	ADD adr i	<mark>► 9</mark> (adr)	Add memory word M to AC, carry to E
LDA adr	2(adr)	LDA adr i	A(adr)	Load memory word from M to AC
STA adr	3(adr)	STA adr i	B(adr)	Store content of AC in memory M
BUN adr	4(adr)	BUN adr i	C(adr)	Branch unconditionally
BSA adr	5(adr)	BSA adr i	D(adr)	Save return Address in m, Branch to m+1
ISZ adr	6(adr)	ISZ adr i	E(adr)	Increment memory word M & skip if 0
CLA	7800			Clear AC
CLE	7400			Clear E
CMA	7200			Complement AC
CME	7100			Complement E
CIR	7080			Circulate Right E and AC
CIL	7040			Circulate Left E and AC
INC	7020			Increment AC
SPA	7010			Skip next instruction if AC is >0
SNA	7008			Skip next instruction if AC is <0
SZA	7004			Skip next instruction if AC is =0
SZE	7002			Skip next instruction if E is zero
HLT	7001			Halt computer
		INP	F800	Input character to AC & Clear Flag
		OUT	F400	Out character from AC & Clear Flag
		SKI	F200	Skip if Input Flag is on
		SKO	F100	Skip if Output Flag is on
		ION	F080	Turn Interrupt on
		IOF	F040	Turn Interrupt off

c. Fill out the last column ("Content after instruction execution") of the table with the contents of registers

PC, AR, DR, AC, and IR in hexadecimal and the values of E, I and the sequence counter SC in binary, all shown at the end of the instruction cycle.

an	an shown at the end of the instruction cycle.					
	Content before instruction execution	Content after instruction execution	ADD 3AD I (<u>a</u> d AC←AC+M			
PC	3AF	<mark>3B0</mark>	PC←PC+1			
AC	2EC3	<mark>6A62</mark>	AC←AC+DR=			
AR	0000	3 <u>85</u>	AR←M(3AD)			
DR	0000	<mark>3B9F</mark>	DR ← M(3B5)			
IR	0000	<mark>93AD</mark>	$IR \leftarrow M(3AF)$			
Е	0	<mark>0</mark>	E ← OFL=0			
1	0	<mark>1</mark>	I ← IR(15)			
SC		000				

•	i cyclc.
	ADD 3AD I (Indirect
	addressing mode!)
	$AC \leftarrow AC + M[M(3AD)]$
	PC←PC+1
	AC←AC+DR=2EC3+3B9F
	AR←M(3AD)
	DR←M(3B5)



 $M[AR] \leftarrow DR$

if (DR = 0) then $(PC \leftarrow PC + 1)$, $SC \leftarrow 0$

D6T6:

D6T6DR':

 $AR \leftarrow PC$

 $IR \leftarrow M [AR], PC \leftarrow PC + 1$

Decode operation code in IR (12 - 14) $AR \leftarrow IR (0-11), I \leftarrow IR (15)$

= 0 (Memory-reference)

= 0 (direct)

Nothing

(indirect) = 1

gister or I/0) = 1

= 0 (register)

Address	iviemory
Auui ESS	content
3AD	<u>03B5</u>
3AE	ABBA
3AF	9 3AD
3B0	DEED
3B1	7BEE
3B2	AD08
3B3	10BC
3B4	1CAA
<u>3B5</u>	3B9F
3B6	3BA0

Q2.2 What is the result, in decimal, of the operation performed by the following assembly program?

	ORG 100					
	LDA OP	AC=FFA5				
	CMA	AC=005A				
	INC	AC=005B	005B+			
	ADD OP1	AC=0094	<u>0039</u>			
	STA OP2	M(OP2)=0094	0094			
	HLT					
OP1,	0039					
OP,	FFA5					
OP2,	0	<mark>0094</mark>				
	END					
HEX	$HEX94 = DEC(9 \times 16 + 4) = 144 + 4 = 148$					

I=0		I=1		
Direct	addr.	Indirect	addr.	
Assembly	Machine	Assembly	Machine	Description
language	Code	language	Code	
syntax	(Hex)	syntax	(Hex)	
AND adr	0adr	AND adr i	8(adr)	AND memory word M to AC
ADD adr	1(adr)	ADD adr i	9(adr)	Add memory word M to AC, carry to E
LDA adr	2(adr)	LDA adr i	A(adr)	Load memory word from M to AC
STA adr	3(adr)	STA adr i	B(adr)	Store content of AC in memory M
BUN adr	4(adr)	BUN adr i	C(adr)	Branch unconditionally
BSA adr	5(adr)	BSA adr i	D(adr)	Save return Address in m, Branch to m+1
ISZ adr	6(adr)	ISZ adr i	E(adr)	Increment memory word M & skip if 0
CLA	7800			Clear AC
CLE	7400			Clear E
CMA	7200			Complement AC
CME	7100			Complement E
CIR	7080			Circulate Right E and AC
CIL	7040			Circulate Left E and AC
INC	7020			Increment AC
SPA	7010			Skip next instruction if AC is >0
SNA	7008			Skip next instruction if AC is <0
SZA	7004			Skip next instruction if AC is =0
SZE	7002			Skip next instruction if E is zero
HLT	7001			Halt computer
		INP	F800	Input character to AC & Clear Flag
		OUT	F400	Out character from AC & Clear Flag
		SKI	F200	Skip if Input Flag is on
		SKO	F100	Skip if Output Flag is on
		ION	F080	Turn Interrupt on
		IOF	F040	Turn Interrupt off

Q2.3 The machine code of this program is stored in a memory of 1 kilo word of 16 bits implemented on an Altera FPGA; give the Quartus .mif file that describes this

program

Addr	Memory		
	content		ORG 100
<mark>100</mark>	<mark>2107</mark>		LDA OP
<mark>101</mark>	<mark>7200</mark>		CMA
<mark>102</mark>	<mark>7020</mark>		INC
<mark>103</mark>	<mark>1106</mark>		ADD OP1
<mark>104</mark>	<mark>3108</mark>		STA OP2
<mark>105</mark>	<mark>7001</mark>		HLT
<mark>106</mark>	<mark>0039</mark>	OP1,	0039
107	FFA5	OP,	FFA5
<mark>108</mark>	<mark>0000</mark>	OP2,	0
			END

					
I=0		l=1			
Direct	addr.	Indirect	addr.		
Assembly	Machine	Assembly	Machine	Description	
language	Code	language	Code		
syntax	(Hex)	syntax	(Hex)		
AND adr	0adr	AND adr i	8(adr)	AND memory word M to AC	
ADD adr	1(adr)	ADD adr i	9(adr)	Add memory word M to AC, carry to E	
LDA adr	2(adr)	LDA adr i	A(adr)	Load memory word from M to AC	
STA adr	3(adr)	STA adr i	B(adr)	Store content of AC in memory M	
BUN adr	4(adr)	BUN adr i	C(adr)	Branch unconditionally	
BSA adr	5(adr)	BSA adr i	D(adr)	Save return Address in m, Branch to m+1	
ISZ adr	6(adr)	ISZ adr i	E(adr)	Increment memory word M & skip if 0	
CLA	7800			Clear AC	
CLE	7400			Clear E	
CMA	7200			Complement AC	
CME	7100		} ! !	Complement E	
CIR	7080			Circulate Right E and AC	
CIL	7040			Circulate Left E and AC	
INC	7020			Increment AC	
SPA	7010			Skip next instruction if AC is >0	
SNA	7008		 	Skip next instruction if AC is <0	
SZA	7004		 	Skip next instruction if AC is =0	
SZE	7002		r ! !	Skip next instruction if E is zero	
HLT	7001		 	Halt computer	
<u> </u>		INP	F800	Input character to AC & Clear Flag	

Addr	+0	+1	+2	+3	+4	+5	+6	+7
100	2107	<mark>7200</mark>	<mark>7020</mark>	<mark>1106</mark>	3108	7001	0039	FFA5
108	0000	0000	0000	0000	0000	0000	0000	<mark>0000</mark>
110	<mark>0000</mark>	0000	0000	0000	0000	0000	0000	<mark>0000</mark>

		Hall Computer	
INP	F800	Input character to AC & Clear Flag	
OUT	F400	Out character from AC & Clear Flag	
SKI	F200	Skip if Input Flag is on	
SKO	F100	Skip if Output Flag is on	
ION	F080	Turn Interrupt on	
IOF	F040	Turn Interrupt off	
IUF	F040		

Q3. Write a subroutine to subtract two numbers that are stored in memory at 2 consecutive addresses. The address of the minuend is passed to the subroutine through the accumulator AC, while the resulted difference is passed back to the calling program

I=0

Assembly

language

syntax

AND adr

ADD adr

Direct addr.

Machine

Code

(Hex)

0adr

1(adr)

I=1

Assembly

language

syntax

AND adr i

ADD adr i

SKO

ION

IOF

F100

F080

F040

Indirect addr.

Machine

Code

(Hex)

8(adr)

9(adr)

through AC, as well.

Q3.1 Write the subroutine in assembly language using the instruction list of the basic computer. The starting address of the subroutine is HEX 100.

		LDA adr	2(adr)	LDA adr i	A(adr)
ORG 100		STA adr	3(adr)	STA adr i	B(adr)
	/	BUN adr	4(adr)	BUN adr i	C(adr)
DIF 0000	/ return address goes here	BSA adr	5(adr)	BSA adr i	D(adr)
STA MIN	/save address of minuend at MIN	ISZ adr	6(adr)	ISZ adr i	E(adr)
INC	/calculate address of subtrahend	CLA	7800		
STA SUB	/save address of subtrahend at SUB	CLE	7400		
		CMA	7200	_	}i
LDA SUB I	/load subtrahend in AC	CME	7100	_	
CMA	/find the 2's	CIR	7080		
CMA	/Inid the 2 s	CIL	7040	<u> </u>	
INC	/ complement	INC	7020		
	1	SPA 1	7010		ļ
ADD MIN I	/add the minuend to the 2's complement of sub	trahend _.	7008		
BUN DIF I	/return to the colling program	SZA	7004		
DUN DIF I	/return to the calling program	SZE	7002		
MIN, 0000	/address of minuend is stored here by DIF	HLT	7001		
,				INP	F800
SUB, 0000	/ address of subtrahend is stored here by DIF			OUT	F400
				SKI	F200
				6146	5400

Q3.2 Write an example in assembly language for a main program that calls this subroutine. This program is stored in the memory starting with address 0.

	ORG	0	
MAIN	LDA	PTM /load ad	ddress of the minuend into AC
		/ to pas	s it to the subroutine DIFF
	BSA	DIF /ca	<mark>ll DIF</mark>
	STA	RES /sa	ve the result to RES
	HLT		
OP1	4321	/m	<mark>inuend</mark>
OP2	1234	/su	<mark>btrahend</mark>
RES	0000	/ th	e result will be saved here
PTM	0004	/ad	dress of minuend
PTS	0005	/ad	dress of subtrahend


th addre	ess 0.		
I=0		I=1	
Direct	addr.	Indirect	addr.
Assembly	Machine	Assembly	Machine
language	Code	language	Code
syntax	(Hex)	syntax	(Hex)
AND adr	0adr	AND adr i	8(adr)
ADD adr	1(adr)	ADD adr i	9(adr)
LDA adr	2(adr)	LDA adr i	A(adr)
STA adr	3(adr)	STA adr i	B(adr)
BUN adr	4(adr)	BUN adr i	C(adr)
BSA adr	5(adr)	BSA adr i	D(adr)
ISZ adr	6(adr)	ISZ adr i	E(adr)
CLA	7800		
CLE	7400		
CMA	7200		
CME	7100		
CIR	7080		
CIL	7040		
INC	7020		
SPA	7010		
SNA	7008		
SZA	7004		
SZE	7002		
HLT	7001		
		INP	F800
		OUT	F400
		SKI	F200
		SKO	F100
		ION	F080

IOF

F040

Q5.2 Use RTL notation to describe the EXECUTION cycle of each of the three newly added instructions; give the corresponding control signals in terms of the instruction code and the sequence counter.

ASR F020 Arithmetic Right Shift (DR <- DR/2)
DIV F010 Divide by 4 (DR <- DR/4)
TAT F008 Swap AC with DR (DR <-> AC)




Q1.3 What is the difference between a direct and an indirect address instruction?


- In direct addressing mode, the address field of a memory reference instruction carries a pointer which points to the operand that is stored in memory at the memory location specified by that address field.
- In indirect addressing mode, a pointer points to register (cpu or memory) which contains a pointer to the operand.


How many references to memory are needed for each type of instruction to bring an operand into a processor register, given that the instruction was already fetched into IR?

- direct addressing 1 direct access to operand
- indirect addressing 2
 - 1. Read address of operand
 - 2. Access to operand from just read address



(a) Instruction format





- In **indirect addressing** the Instruction contains address of memory location holding the data address (*pointer*)
- Two level addressing mechanism:
- ☐ 1st level provided by instruction gives *address* of memory containing **operand's address**
- □ 2nd level is the address that specifies where the data (operand) is located