



uOttawa

L'Université canadienne
Canada's university

CEG2136

Computer Architecture I

Basic Computer Organization and Design

Université d'Ottawa | University of Ottawa

Voicu Groza
SITE Hall, Room 5017
562 5800 ext. 2159
VGroza@uOttawa.ca




www.uOttawa.ca

Outline

■ Problem specification:


- Instruction Codes of the Basic Computer
 - Addressing Modes
 - The Datapath of the Basic Computer
 - Basic Computer Instructions
 - Register - Reference Instructions
 - Memory-Reference Instructions
 - Input-Output and Interrupt
 - Requirements for basic computer Control Unit (CU)
- ## ■ ASM = tool (methodology) to solve the problem
- ## ■ Design of the CU of the Basic Computer

Basic Operation of a Computer





1. The computer *accepts* external information in the form of sequence of **instructions** (programs) and **data** through an input unit and *stores* it in memory
2. The *data* stored in memory is *fetched*, under *program control*, and *processed* in an ALU.
3. The processed data *leaves* the computer through an *output unit*
4. All activities inside the computer are *directed* by the Control Unit (CU).

The **Control Unit (CU)** of the CPU is a “*programmable*” sequential circuit which changes its transition function depending on the instruction to be performed.



Instruction Codes

- An **instruction code** is a group of bits (binary code) that instruct the computer to perform a sequence of micro-operations.
- Instruction codes together with data (operands) are stored in the computer memory.
- The control unit (CU) then interprets the binary code of the instruction and proceeds to execute it by performing a sequence of micro-operations.
- An instruction code is usually divided in two parts: an **operation code (opcode)** and an **address code**.
- The **opcode** (operation code) defines the operation to be performed: addition, subtraction, logic AND, etc.
- The **address code** specifies the address(es) of operand(s) which can be in
 - memory, for *Memory Reference Instructions* (MRI) or in
 - registers, for *Register Reference Instructions* (RRI) or *I/O Reference Instructions* (IOI).




HERE: operands' sources: one in memory at specified address and the other one in accumulator;
result destination = accumulator.

Instruction Codes

- The control unit receives the instruction code from the memory, interprets the operation code (opcode) and then issues a sequence of control signals to initiate the necessary sequence of micro-operations to be performed on the specified operands.
- An instruction code must specify not only the operation (defined by the operation code), but also the *registers* or *memory* locations where the operands are to be found, as well as the *register* or *memory* location where the result is to be stored.
- A memory location can be specified within the instruction code by specifying its *address* in memory.
- A processor register can be specified within the instruction code by assigning k bits that identify one of the 2^k possible processor registers available in the system.
- In this chapter, we will discuss the basic organization, functionality, and design of a small-scale computer system.

Stored Program Organization


- A 4096×16 memory unit is used here $\Rightarrow 4096 \times 16$ -bit words.
- The memory is divided into two parts:
- A program part, storing the program (set of instructions) to be executed,



Memory
 4096×16

Instructions
(program)

- A data part, storing the data (operands) to be processed by operations encoded in the instructions of the program.



Operands
(data)

- Each **instruction** in the program part of the memory is 1-word long (16 bits) and it is divided in two parts:


- The first part is composed of 4 bits (bits 12 to 15) which specifies the operation code (**opcode**) of one of a maximum of $2^4 = 16$ possible operations that can be performed.
- The second part is composed of 12 bits (bits 0 to 11) and it specifies the **address of the operand** in memory (MRI) or may encode other operations which do not require access to the memory (RRI or IOI).

Processor register
(accumulator or AC)

- The 12 bits in the address part of the instruction code can specify maximum of $2^{12} = 4096$ different word addresses in the memory.


Stored Program Operation

- Each word in the data part of the memory holds a 16-bit operand.
- The accumulator AC is a processor register that is used here to store one operand of the operation to be performed.
- E.g., for an addition: operand 1 + operand 2 = result ; operand 1 is stored in memory at the address given in the instruction, while operand 2 is in AC; result will go to AC
- A program instruction is executed in the following sequential order:
 1. The control unit reads the 16-bit instruction code from the program portion of the memory.
 2. The 12-bit address part of the instruction code is then used to read the 16-bit operand from the data portion of the memory.
 3. The 4-bit operation code is then used to perform the desired operation on the operand just read.




Processor register
(accumulator or AC)



Basic Computer Registers & Memory



Register symbol	Number of bits	Register name	Function
DR	16	Data register	Holds memory operand
AC	16	Accumulator	Processor register
IR	16	Instruction register	Holds instruction code
TR	16	Temporary register	Holds temporary data
AR	12	Address register	Holds address for memory
PC	12	Program counter	Holds address of instruction
INPR	8	Input register	Holds input character
OUTR	8	Output register	Holds output character



Basic Computer Registers & Common Bus




- The content of any register can be applied onto the bus and an operation can be performed in the adder and logic circuit during the same clock cycle.
- The clock transition at the end of the cycle transfers the content of the bus into the designated destination register and the output of the adder and logic circuit into AC.
- For example, the two microoperations $DR \leftarrow AC$ and $AC \leftarrow DR$ can be executed at the same time.

Basic Computer Instruction List (Hex)


There are three **types** of instructions which have different formats:



(a) Memory – reference instruction **MRI**



(b) Register – reference instruction **RRI**



(c) Input – output instruction **IOI**

Symbol	I=0	I= 1	Description
MRI			
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load memory word to AC
STA	3xxx	Bxxx	Store content of AC in memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
RRI			
CLA	7800		Clear AC
CLE	7400		Clear E
CMA	7200		Complement AC
CME	7100		Complement E
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	7010		Skip next instruction if AC positive
SNA	7008		Skip next instruction if AC negative
SZA	7004		Skip next instruction if AC zero
SZE	7002		Skip next instruction if E is 0
HLT	7001		Halt computer
IOI			
INP		F800	Input character to AC
UT		F400	Output character from AC
SKI		F200	Skip on input flag
SKO		F100	Skip on output flag
ION		F080	Interrupt on
IOP		F040	Interrupt off

Addressing Modes

- Register Addressing (**RRI / IOI**)
 - Operands reference internal registers
 - Also called *inherent addressing* (Motorola)
- Immediate Addressing (**not implemented here**)
 - Operand is constant and is contained in the instruction word *immediately* following the opcode
- Direct Addressing (**MRI**)
 - The Operand is to be fetched from the memory location whose address is given by the 12 bits following the opcode in the instruction word
- Indirect Addressing (**MRI**)
 - Instruction specifies where the **address of the operand** is located
- Indexed addressing (**not implemented here**)
 - Finds the data address using an index (an offset)
- Relative Addressing (**not implemented here**)
 - Add offset to current value of the PC

Notation used in Comments

- Register Name: Indicates a register and its contents
 - Example: AC refers to the contents of accumulator AC
- Right arrow (\rightarrow) indicates data transfer operation, while \leftrightarrow indicates an exchange of data
 - Example: $AC \rightarrow DR$ indicates that the contents of AC are transferred (copied) to DR
- $M[...]$ Contents of a memory location
 - Example: $M[1234H] \rightarrow AC$ indicates that the contents of memory location **HEX1234** are transferred to AC (also: $M[$1234] \rightarrow AC$)
- $M[M[...]]$ *Indirect* addressing – inner parentheses specifies a memory address that contains the data address
 - Example: $AC \rightarrow M[M[1234H]]$ indicates that the contents of AC are transferred to a memory location whose address is found in memory location with address 1234H (syntax: STA $@1234H$)

Inherent Addressing (Register Addressing)

RRI / IOI

- All data for instructions are in the CPU
- Instructions with inherent addressing mode are:
 - among the fastest to execute
 - coded with the least amount of bits.
- This mode is also called Register Addressing or Implied Addressing
- All **RRI** and **IOI** of the Basic Computer employ the Inherent Addressing mode

CLA ; **0 → AC**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Opcode															

CLA = 7800_H

0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

INC ; **AC ← AC+1**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Opcode															

INC=7020_H

0	1	1	1	0	0	0	0	0	0	1	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Immediate Addressing

not implemented here

LDA #40H	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Opcode				Operand Value											
	?	?	?	?	0	0	0	0	0	1	0	0	0	0	0	0


An argument is contained in the bits immediately following the opcode.

It is not implemented in this BASIC COMPUTER !!! So the opcode is marked with "?" in the following example.

Immediate Addressing Examples

LDA #64 ; Decimal 64 → AC

LDA #64H ; Hexadecimal 64 → AC




- The # symbol indicates immediate addressing
- It is easy to forget the #

Direct Addressing




■ Instruction contains the data address

- Single-level addressing
- Operand's address is given by the low-order 12 bits following the opcode.
- Instructions encoded with opcodes 0 - 6 of the *Instruction List* of the Table on slide 10 (with msb IR₁₅=0) access addresses \$000–\$FFF directly




Indirect Addressing

 MRI

- Also called *pointer addressing*
- Instruction contains address of memory location (marked with “I” or “@“or ...) that holds the data address (*pointer*)
- Two level addressing mechanism
 - First level provided by instruction gives *address of memory containing an address*
 - Second level is the *address* that specifies where the *data* is located
 - Instructions encoded with opcodes 8 - E (msb IR₁₅=1) access addresses \$000–\$FFF indirectly. Actually the memory space they can address is 64kW (kilo words)

Example:

```
LDA 9BA I
;AC ← M[M[9BAH]]
```



Direct VS Indirect Address

The instruction code is composed of a 3-bit opcode, a 12-bit address, and an indirect address mode bit I ($I = 0$ for a direct address, and $I = 1$ for an indirect one).


Fig. (b) shows a direct address mode ($I = 0$) with an opcode of an ADD operation. The 12-bit address code holds the binary equivalent of 457. \Rightarrow The operand is found in address 457 of the memory.

The operand is fetched and added to the number stored in the accumulator AC.



Fig. (c) shows an indirect address mode ($I = 1$) with an opcode of an ADD operation.

The 12-bit address code holds the binary equivalent of 300. \Rightarrow The address of the operand is fetched from address 300, which contains the binary equivalent of 1350.



The operand is then fetched from address 1350 and added to the number stored in the accumulator AC .



(a) Instruction format



(b) Direct address




(c) Indirect address



Relative Addressing

not implemented here

- The address of the operand is called the **effective address**.
- For instance, the effective address in the previous Fig. (b) is 457, whereas it is 1350 in Fig. (c).
- Relative addressing calculates the effective address by adding offset to the current value of the PC
 - Used mostly for branching instructions
 - Normally offset is calculated from the address of the next op-code
- Not implemented in our BASIC Computer



Basic Computer




The CPU's main components are **Data Path** and **Control Unit**.

The **Data Path** consists in *Registers and ALU*


The **Control Unit (CU)** is a *“programmable” sequential circuit* which changes its transition function depending on the instruction to be performed.

Computer Registers


- The memory unit has a capacity of 4096 words with 16 bits each.
- As shown in Figure 29(a), each 16-bit instruction code is composed of 12 address bits, a 3-bit opcode, and one bit to specify a direct or indirect address.
- The data register (*DR*) holds the operand read from the memory.
- The accumulator (*AC*) is a general purpose processing register.
- The instruction register (*IR*) holds the instruction read from the memory.
- The temporary register (*TR*) holds temporary data during processing
- The address register (*AR*) is a 12-bit register that holds the address of the word to be accessed in the memory.
- The program counter (*PC*) is a 12-bit register that holds the address of the next instruction to be fetched from the memory after the current instruction is executed.
- *INPR* is an input register that holds an 8-bit code of a character read from an input device. *OUTR* is an output register that holds an 8-bit code of a character to be transferred to an output device.




Data Path




- The common bus lines are connected to the data input lines of each register as well as the data inputs of the memory.
- The particular register whose *LD* (load) input bit is enabled, receives the data from the bus during the next clock pulse.
- The content of the bus is loaded into the memory when its *Write* control bit is activated.
- The memory places one of its 16-bit words on the bus when its *Read* control bit is activated **and** $S_2S_1S_0 = 111$.
- Two of the registers connected to the bus have 12 bits only (*AR* and *PC*).
- When the content of *AR* or *PC* is applied to the 16-bit bus, the bus' 4 msb's are reset to '0'.
- When *AR* or *PC* loads the content of the bus, only the 12 lsb's are transferred to the register.



BASIC COMPUTER



- The Basic Computer CPU has a **Data Path** (8 registers & memory unit, interconnected via a common **bus**) and a **Control Unit**.
- The bus selection bits S_2 , S_1 , and S_0 , determine the output of the specific register or memory to be placed on the bus lines at any given time.
- The number along each **BUS** input in next figure shows the decimal equivalent of the required binary selection (S_2 , S_1 , and S_0).



Basic Computer Instructions

15 14	12 11	0
I	Opcode	Address

(Opcode = 000 through 110)

(a) Memory – reference instruction

15	12 11	0
0 1 1 1	Register operation	

(Opcode = 111, I = 0)

(b) Register – reference instruction

15	12 11	0
1 1 1 1	I/O operation	

(Opcode = 111, I = 1)

(c) Input – output instruction

There are 3 instruction formats.

The opcode is composed of 3 bits ($I_{14}I_{13}I_{12}$)**000-110** = operations to be performed on AC

- the rest of the 12-bit ($I_{11} - I_0$) specify an address in memory:
- $I_{15} = 0 \Rightarrow$ instruction with direct address
- $I_{15} = 1 \Rightarrow$ instruction with indirect address

111 & $I_{15} = 0$ => a **register reference instr.****111 & $I_{15} = 1$** => an **input-output instruction**.

the other 12 bits ($I_{11} - I_0$) are used to specify the type of operation to be performed

Symbol	I=0	I= 1	Description
MRI			
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load memory word to AC
STA	3xxx	Bxxx	Store content of AC in memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
RRI			
CLA	7800		Clear AC
CLE	7400		Clear E
CMA	7200		Complement AC
CME	7100		Complement E
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	7010		Skip next instruction if AC positive
SNA	7008		Skip next instruction if AC negative
SZA	7004		Skip next instruction if AC zero
SZE	7002		Skip next instruction if E is 0
HLT	7001		Halt computer
IOI			
INP		F800	Input character to AC
UT		F400	Output character from AC
SKI		F200	Skip on input flag
SKO		F100	Skip on output flag
ION		F080	Interrupt on
IOP		F040	Interrupt off

Basic Computer Instruction List (Binary)

Binary encoding

One-hot (*bit-per-state*) encoding

g “addr” = 12 bit address of the operand


“(addr)” = address of the operand address

Instruction Set Completeness

- A computer instruction set is complete if it can be used to evaluate any function that is known to be computable.
- To be complete, the instruction set must contain enough instructions in each of the following categories:
 1. Arithmetic, logic, and shift instructions.
 2. Instructions for moving information to and from memory and processor registers.
 3. Program control instructions together with instructions that check status conditions.
 4. Input and output instructions
- Program control instructions, such as branch instructions, are used to change the sequence in which the program is executed.
- Input and output instructions are needed for communication between the computer and the user (outside world).
- In this context, the instruction list of the Basic Computer is complete as it provides enough instructions in each category.

Algorithmic State Machine (ASM)

- The ASM method is utilized to solve a given problem, assuming that the target is a digital electronic **device**, consisting in a **datapath** and a **control unit**.



- The following are the five main steps in the ASM methodology:

ASM # 1. Using pseudocode describe the algorithm to be executed by the device

ASM # 2. Convert the pseudocode into an ASM flowchart with RTL

ASM # 3. Design the datapath based on the ASM flowchart

ASM # 4. Create an ASM detailed chart (equivalent to FSM) with control signals that have to be generated by the *control unit* to direct the *datapath*

ASM # 5. Logic Synthesis of the *control unit circuits* based on the detailed ASM chart

- If followed correctly, the ASM method produces a hardware design in a systematic and logical manner
 - Very robust and easily modified
 - Refined through pseudocode iterations

Rules for a Safe Design


1. Keep the design simple and modular
 - Use an iterative procedure, if necessary, to build through refinement
 - Implement one module at a time, while unit testing each one
2. Develop good documentation during the design
3. Beware of clock skew
 - Use similar path lengths to all flip-flops
 - Do not use gated clocks!
 - Use all positive-edge-triggered or all negative-edge-triggered flip-flops
4. Be wary of asynchronous inputs to the circuit
 - Avoid them whenever possible!
 - Synchronize any ones that cannot be avoided
 - Use debounced switches to provide clean input signals
5. Beware of noise on power and signal lines
6. Avoid dependencies on minimum logic gate delays
7. Initialize all flip-flops to known values at the beginning

BASIC COMPUTER INSTRUCTION CYCLE

RTL ASM specifications and general design

Basic Instruction Cycle

- A program residing in the memory of the computer consists of a sequence of instructions. Before running the program, it is loaded (somehow!?) onto the Memory. When run a program, each instruction is executed in several steps:




- Fetch an instruction from memory.**

Read operand's **effective address** from memory
if the instruction has an *indirect address*.

- Decode the instruction.

- Execute the instruction.**


- Upon the completion of last step, the control goes back to step 1 to start over the cycle for the next instruction.
- The process is repeated indefinitely unless a HALT instruction is encountered.




- Computer performs the instruction cycle forever! (or at least until it is turned off, faces an error or is instructed to STOP)

ASM#1

Detailed Instruction Cycle



- Control Unit (CU) states:** T₀, T₁, T₂, ...
- T₀ - Instruction address calculation
 - Determines the address of the next instruction to be executed (PC)
 - T₁ - Instruction **fetch**
 - Reads the instruction from memory location into the processor - IR
 - T₂ - Instruction operation decoding
 - Analyzes the instruction to determine the type of operation to be performed and the operand(s) to be used
 - T₃ - Operand address calculation



- Determines the operand address (if needed) - RA
- T₄ - Instruction **execution** Operand fetch
 - Fetches the operand from memory or reads it from I/O → AC
- T₅ – Instruction **execution** Data operation
 - Performs the operation indicated in the instruction (ALU)
- T₆ - Instruction **execution** Operand store
 - Write the results into memory or out to I/O

The control unit (**CU**) that implements the above steps has a similar structure like the example ASM#5.3 from the previous ASM section.

BASIC COMPUTER

C
P

- Fetch instruction from memory location specified by PC to Instruction Register (IR)

$T_0: AR \leftarrow [PC]$ - Transfer contents of PC to Memory Address Register

$T_1: IR \leftarrow [M(AR)]$ - Fetch instruction = contents of addressed memory location $[M(AR)]$ is transferred to the IR



$PC \leftarrow PC + 1$ - PC incremented to point to the next instruction


T_2 Instruction decoded by CU **ASM#1**

- Execute instruction held in IR


$T_3 \dots$

Process repeated for next instruction






Central Processing Unit CPU Block Diagram





CPU CONTROL UNIT as a Sequential Circuit




Top-Down Design

CPU CONTROL UNIT as a Sequential Circuit




ASM#2 - High Level *RTL* ASM Flowcharts Constructs


- Original ASM constructs consisted of **state boxes**, **condition boxes** and **conditional output boxes**
 - Conditional output boxes (Mealy FSM's) are difficult to represent in text or table ASM chart format, and allow conditional data transfers (RTL) ... can be avoided
- ASM textual or tabular charts have replaced flowcharts because of their ease of modeling complexity and representing large synchronous sequential circuits



State box



Condition box





Conditional output box

ASM Flowchart Rules (ASM#2)

- There are some rules that have to be abided by during ASM design
 - 1. State boxes should contain only RTL statements, control signals in parentheses, and state-transfer statements in parentheses
 - 2. All operations within a state box should be concurrently executable in one clock cycle
 - 3. If the operations in two consecutive state boxes can be executed in the same clock cycle, then the two state boxes can be combined into one state box
 - 4. Condition boxes should contain only simple queries that can be evaluated using purely combinational logic
 - 5. A new register must be assigned for each unique name in the set of RTN statements
 - 6. For each register-transfer statement, there must be a path between the source and the destination registers (if a transformation takes place during the transfer, then a combinational device, such as an adder or ALU, must be inserted into the path between the source and destination registers)
 - 7. If there are several paths leading into a combinational device or register, a multiplexer or tri-state buffer must be used
 - 8. For each simple binary query in a condition box, a combinational device or status signal must be used
 - 9. Finally, control signal inputs must be attached to each register and multiplexer so that register transfers can be precisely controlled


Instruction Cycle RTL ASM#2 Flowchart


Again: assuming that before running the program, its instructions & data have been loaded (somehow!?) onto the Memory!






CPU CONTROL UNIT

uOttawa






CPU CONTROL UNIT (State Register + δ)



CPU CONTROL UNIT

(State Register + δ)





- The control unit (CU) is a *programmable sequential circuit*, whose transition (δ) and output (λ) functions changes in accord with the current instruction $I_{14}-I_0$.
- CU consists of a State Register (sequence counter SC + 4x16 decoder) & Combinational Circuits that compute the *output function* (λ - control signals for the multiplexers and registers in the system) & the *transition function* (δ - CLR clears SC at the end of the execution of every instruction to return SC to the initial state T_0 , for the next instruction).
- The current instruction is read from memory and it is stored in the instruction register IR during its execution.
- The 3-bit opcode $IR_{14}/IR_{13}/IR_{12}$ is decoded using a 3×8 decoder (*Instruction Decoder*); the outputs of the *Instruction Decoder* are $D_0 - D_7$, each corresponding to one operation.
- IR_{15} is transferred to a flip-flop I .
- SC counts in binary from 0-15. The outputs of SC are decoded into 16 timing signals T_0-T_{15}
- The 12 least significant bits of IR , I , D_0-D_7 , and $T_0 - T_{15}$, are all passed as inputs to the Control Logic Gates, which implements $\delta(X, T)=CLR\ SC$ and $\lambda(X, T)=\{Ld, Inc, Sel, etc\}$


Detailed specifications of
instruction FETCH in
RTL ASM (ASM#2) and
with detailed ASM (ASM#4)

ASM#2 Flowcharts





ASM textual or tabular charts replace flowcharts because of their ease of modeling complexity and representing large synchronous sequential circuits.



ASM#4 Detailed Chart



Symbols used in ASM#4 detailed charts




ASM Basic Block



Recall the main steps in the ASM methodology:

- Create an algorithm, using *pseudocode*, to describe the desired operation of the device
- Convert the pseudocode into an *ASM chart* (the basic brick = **ASM block**)
- Design the *datapath* based on the ASM chart
- Create a *detailed ASM chart* based on the datapath
- Design the *control logic* based on the detailed ASM chart

Combination of **datapath** and **control logic** makes up the actual logic system that will solve the original problem.



ASM#4 Detailed Chart



The basic brick = **ASM block** Combination of **datapath** and **control unit** makes up the actual logic system.




ASM#4 Detailed Chart

- There are some rules that have to be abided by during detailed ASM chart design
 1. For each *box* in the ASM flowchart, there should be a corresponding *state box* in the detailed ASM chart
 2. For each RTL operation in a state box of an ASM chart, the corresponding state box of the detailed ASM chart should contain an *output list* of control signals that are applied to the datapath in order to accomplish the RTL micro-operation described in the ASM chart. These control signals are generated by the *control unit* (CU) through its output function $Z = \lambda(S, X)$ - as CU is a sequential circuit.
 - All control signals are assumed to have the value '1' if specified and the value '0' if left unspecified.
 3. For each condition box in the ASM chart, there should be a corresponding condition box in the detailed ASM chart
 - Each condition box in the detailed ASM chart must contain a logical combination of *status signals* (coming from the datapath) that implements the combinational logic query in the corresponding ASM chart condition box
- The above rules provide the mapping between the ASM chart and the detailed ASM chart
- Pay special attention to the state box and conditional box mappings!
- Control logic is the heart of the digital circuit, and is often the most complex and detailed block of the entire system, and thus must be designed **very carefully!**
- The detailed ASM chart should easily be converted to a control path, as long as the aforementioned rules are followed

CONTROL UNIT (λ)

Since only AR is connected to the address inputs of the memory, we have to transfer the address from PC to AR, i.e.,

1. Place the content of PC onto the bus by making the bus selection bits $S_2 S_1 S_0 = 010$.
2. Transfer the content of the bus to AR by enabling the LD control input of AR (LD_{AR})








CONTROL UNIT (λ)

The read instruction is transferred to register IR in T_1 :


1. Enable the **read** input of memory.
2. Place the content of memory onto the bus by making $S_2S_1S_0 = 111$.
3. Transfer the content of the bus to IR by enabling the LD input of IR (LD_{IR}).

PC is incremented by 1 so that it holds the address of the next instruction in the program (INR_{PC})






Instruction Cycle



(Incomplete)
Mealy FSM
equivalent
of ASM#4

RTL
ASM#2



ASM#5 Synthesis

There are three major methods for implementing the State Register of sequential circuits which are used as control logic ASM-based circuits:

1. The **one-FF-per-state** method

- Also called One-hot,
- Most popular design technique, as it is simple and easy to model

2. The **Binary Encoded State** method


- Uses state encoding to reduce the number of D flip-flops required in the state register
- Control logic is spread out over several different digital devices

3. The sequence-counter method

- Matches the cyclical nature of instruction execution on a computer
- Control is simplified because of the cyclical state transition pattern

Control Units can be implemented as

- **Hardwired CU** - with gates and other MSI components (MUX, Decoders, multi-function registers) – Chapter 5
- **Microprogram CU** - ROM based. - Ch 7



When a program is executed, the *Program Counter PC* gets initially loaded with the address of the first instruction of the program, and *State Counter SC* is cleared making $T_0=1$

After each clock pulse, SC is automatically incremented, so that the timing signals go through T_0 , T_1 , T_2 , ... and ASM states advance

The micro-operations of the **fetch** and decode phases can be specified by the following RTL statements:

$T_0 : AR \leftarrow PC$

$T_1 : IR \leftarrow M[AR], PC \leftarrow PC + 1$

$T_2 : D0, \dots, D7 \leftarrow \text{Decode } IR(12 - 14),$

$AR \leftarrow IR(0 - 11),$

$I \leftarrow IR(15)$


**RTL
ASM#2**

RTL Flowchart


$IR \leftarrow M[AR], PC \leftarrow PC + 1$

Decode operation code in $IR(12 - 14)$
 $AR \leftarrow IR(0 - 11), I \leftarrow IR(15)$

ASM#5: CU Synthesis Directly from RTL ASM#2



Alternative Synthesis Procedure




C
P
U

Instruction FETCH: Control Signals Synthesis & Timing

Detailed ASM#4

ASM#5



Browse the ASM detailed flowchart (ASM#4) for a control signal at a time and form its SoP with the states when it has to be generated.

Let's start with LdAR:

$$\text{LdAR} = T_0 + T_2 + \dots$$

Continue with the rest:


$$\text{LdIR} = T_1 + \dots$$

$$\text{Read} = T_1 + \dots$$

$$\text{Sel}_2 = T_1 + T_2 + \dots$$

$$\text{Sel}_1 = T_0 + T_1 \dots$$

$$\text{Sel}_0 = T_1 + T_2 + \dots$$



However, one cannot finish the project here because of lack of specifications about the instructions executions!

All instructions detailed specifications of
EXECUTION
in RTL ASM (ASM#2)
and detailed ASM (ASM#4)

Determine the Type of Instruction


- The instruction fetching and decoding take place at times T_0 to T_2 .
- During T_3 , CU determines the type of instruction just read from the memory.
- The following segment of the ASM flowchart for instruction cycle presents an initial configuration of the instruction cycle.
- $D_7 = 0$ (opcode is 000 to 110) refers to a **memory-reference** instruction.

- If $I = 1$, then the instruction carries an indirect address and the operand's effective address is read by transferring it to AR.

- All four operations taking place at time T_3 can be symbolized by:

- $D'_7 I' T_3 : AR \leftarrow M[AR]$
- $D'_7 I' T_3 : \text{Nothing}$
- $D_7 I' T_3 : \text{Execute a register-reference instruction}$

- $D_7 I T_3 : \text{Execute an input-output instruction}$



Basic Computer Instruction List (Binary)

<i>D₇</i>		I ₁₅ =0	I ₁₅ =1	op code	I ₁₁	I ₁₀	I ₉	I ₈	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
0	mem	MRI Direct Addr.	MRI Indirect Addr.	x x x	Memory	A	D	D	R	E	S	S				
1	reg	RRI	IOI	1 1 1	C o d e										Extension	


<i>D₇</i>	<i>Instr:</i> <i>Dec</i>	Addressing Mode		op code	I ₁₁	I ₁₀	I ₉	I ₈	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
		I ₁₅ =0	I ₁₅ =1	<i>I₁₄</i> <i>I₁₃</i> <i>I₁₂</i>												
<i>D₇=0</i> <i>mem</i>		MRI Direct Addr.	MRI Indirect Addr.													
	D ₀	AND=\$0addr	AND _i =\$8(addr)	0 0 0	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
	D ₁	ADD=\$1addr	ADD _i =\$9(addr)	0 0 1	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
	D ₂	LDA=\$2addr	LDA _i =\$A(addr)	0 1 0	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
	D ₃	STA=\$3addr	STA _i =\$B(addr)	0 1 1	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
	D ₄	BUN=\$4addr	BUN _i =\$C(addr)	1 0 0	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
	D ₅	BSA=\$5addr	BSA _i =\$D(addr)	1 0 1	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
<i>D₇=1</i> <i>reg</i>		RRI	IOI	1 1 1	C o d e											
	D ₇	CLA=\$7800	INP=\$F800	1 1 1	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
	D ₇	CLE=\$7400	OUT=\$F400	1 1 1	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
	D ₇	CMA=\$7200	SKI=\$F200	1 1 1	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0											
	D ₇	CME=\$7100	SKO=\$F100	1 1 1	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0											
	D ₇	CIR=\$7080	ION=\$F080	1 1 1	0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0											
	D ₇	CIL=\$7040	IOF=\$F040	1 1 1	0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0											
	D ₇	INC=\$7020	n/a	1 1 1	0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0											
	D ₇	SPA=\$7010	n/a	1 1 1	0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0											
	D ₇	SNA=\$7008	n/a	1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0											
	D ₇	SZA=\$7004	n/a	1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0											
	D ₇	SZE=\$7002	n/a	1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0											
	D ₇	HLT=\$7001	n/a	1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1											

Binary encoding

One-hot (bit-per-state) encoding

"addr" = 12 bit address of the operand
"(addr)" = address of the operand address

Control Functions & Microoperations of the Basic Computer



Fetch	$T_o:$	$AR \leftarrow PC$
	$T_I:$	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$T_2:$	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$
Indirect	$D'_7 T_3:$	$AR \leftarrow M[AR]$

Memory-reference:

AND

ADD

LDA

STA.

BUN

BSA

ISZ

Reg-ref

CLA

CLE

CMA

CME

CIR

CIL

INC

SPA

SNA

SZA

SZE

HLT

In-out

INP


OUT

SKI

SKO


ION

IOF



The CU can be implemented simply with a binary counter (called Sequence Counter SC), which goes through the sequence of states $T_0, T_1, T_2 \dots$ and returns to T_0 after finalizing execution of the instruction.

Execution of Register Reference Instructions



RTL
ASM#2

Fetch	$T_o: AR \leftarrow PC$
	$T_1: IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$T_2: D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14)$
	$AR \leftarrow IR(0-11), I \leftarrow IR(15)$
	Indirect $D'_7 T_3: AR \leftarrow M[AR]$
Memory-Ref.	
Reg-ref	$D, I' T_i = r$ (common to all reg.-ref. instr.)
$(IR(i) = B_j)$	$i = 0, 1, 2, \dots, 11$
r	$SC \leftarrow 0$
Clear AC	$CLA \quad rB_{1/}: AC \leftarrow 0$
Clear E	$CLE \quad rB_{10}: E \leftarrow 0$
CMA	$CMA \quad rB_9: AC \leftarrow AC'$
Complement AC	$CME \quad rB_8: E \leftarrow E'$
Circulate right AC and E	$CIR \quad rB_7: AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
Circulate left AC and E	$CIL \quad rB_6: AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
Increment AC	$INC \quad rB_5: AC \leftarrow AC + 1$
Skip next instruction if AC positive	$SPA \quad rB_4: \text{If } (AC(15) = 0) \text{ then } (PC \leftarrow PC + 1)$
Skip next instruction if AC negative	$SNA \quad rB_3: \text{If } (AC(15) = 1) \text{ then } (PC \leftarrow PC + 1)$
Skip next instruction if AC zero	$SZA \quad rB_2: \text{If } (AC = 0) \text{ then } (PC \leftarrow PC + 1)$
Skip next instruction if E is 0	$SZE \quad rB_1: \text{If } (E = 0) \text{ then } (PC \leftarrow PC + 1)$
Halt computer	$HLT \quad rB_0: S \leftarrow 0$
	In-out

Instruction Cycle (EXEC) Register-Reference Instructions (RRI)

Opcode from the Instruction List:


$$I_{14}I_{13}I_{12} = 111 \Rightarrow D_7 = 1$$

$$I_{15} = I = 0$$

register

$D_7I'T_3 = r$ (common to all register-reference instructions)
 $IR(i) = B_i$ [bit in $IR(0-11)$ that specifies the operation]



RTL
ASM#2




	$r: SC \leftarrow 0$	Clear SC
CLA	$rB_{11}: AC \leftarrow 0$	Clear AC
CLE	$rB_{10}: E \leftarrow 0$	Clear E
CMA	$rB_9: AC \leftarrow \overline{AC}$	Complement AC
CME	$rB_8: E \leftarrow \overline{E}$	Complement E
CIR	$rB_7: AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	Circulate right
CIL	$rB_6: AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	Circulate left
INC	$rB_5: AC \leftarrow AC + 1$	Increment AC
SPA	$rB_4: \text{If } (AC(15) = 0) \text{ then } (PC \leftarrow PC + 1)$	Skip if positive
SNA	$rB_3: \text{If } (AC(15) = 1) \text{ then } (PC \leftarrow PC + 1)$	Skip if negative
SZA	$rB_2: \text{If } (AC = 0) \text{ then } PC \leftarrow PC + 1$	Skip if AC zero
SZE	$rB_1: \text{If } (E = 0) \text{ then } (PC \leftarrow PC + 1)$	Skip if E zero
HLT	$rB_0: S \leftarrow 0$ (S is a start-stop flip-flop)	Halt computer

Every Register-Reference Instruction is executed during T_3


**C
M
A
E
X
E
C
T**



	$D_7I'T_3 = r$	(common to all Reg-ref instructions)
	$IR(i) = B_i$ ($i = 0, 1, 2, \dots, 11$)	
	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow AC'$
CME	$rB_8:$	$E \leftarrow E'$
CIR	$rB_7:$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4AC'(15):$	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$
SNA	$rB_3AC(15):$	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$
SZA	$rB_2AC:$	If $(AC = 0)$ then $(PC \leftarrow PC + 1)$
SZE	$rB_1E:$	If $(E = 0)$ then $(PC \leftarrow PC + 1)$
HLT	$rB_0:$	$S \leftarrow 0$



Control Functions & Microoperations of the Basic Computer



Fetch	$T_o:$	$AR \leftarrow PC$
	$T_I:$	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
	$T_2:$	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$
Indirect	$D'_7IT_3:$	$AR \leftarrow M[AR]$
Memory-reference:		
AND		
ADD		
LDA		
STA.		
BUN		
BSA		
ISZ		
Reg-ref $D_7IT_3 = r$ (common to all reg.-ref. instr.)		
	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow AC'$
CME	$rB_8:$	$E \leftarrow E'$
CIR	$rB_7:$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4AC'(15):$	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$
SNA	$rB_3AC(15):$	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$
SZA	$rB_2AC':$	If $(AC = 0)$ then $(PC \leftarrow PC + 1)$
SZE	$rB_1E':$	If $(E = 0)$ then $(PC \leftarrow PC + 1)$
HLT	$rB_0:$	$S \leftarrow 0$
In-out		
INP		
OUT		
SKI		
SKO		
ION		
IOF		


Instruction Cycle (EXEC) Memory-Reference Instructions (MRI)



Opcodes from the Instruction List:

$$I_{14}I_{13}I_{12} = [000 - 110] \Rightarrow D_i = 1, i = \{0 \dots 6\}$$


- $I_{15} = 1 = 0 \Rightarrow$ direct addressing
- $I_{15} = 1 = 1 \Rightarrow$ indirect addressing

Symbol	Operation decoder	Symbolic description
AND	D_0	$AC \leftarrow AC \wedge M[AR]$
ADD	D_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	$AC \leftarrow M[AR]$
STA	D_3	$M[AR] \leftarrow AC$
BUN	D_4	$PC \leftarrow AR$
BSA	D_5	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D_6	$M[AR] \leftarrow M[AR] + 1,$ If $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$







If Direct Addressing,
i.e., D'7I', CPU does NOTHING



Memory-Reference Instructions EXEC

AND	D_0	$AC \leftarrow AC \wedge M[AR]$
ADD	D_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	$AC \leftarrow M[AR]$
STA	D_3	$M[AR] \leftarrow AC$

RTL
ASM#2




Instruction Cycle (EXEC)

Memory-Reference Instructions (MRI)


Symbol	Operation decoder	ASM#1	Symbolic description
--------	-------------------	-------	----------------------

AND	D_0	$AC \leftarrow AC \wedge M[AR]$	
ADD	D_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$	
LDA	D_2	$AC \leftarrow M[AR]$	
STA	D_3	$M[AR] \leftarrow AC$	
BUN	D_4	$PC \leftarrow AR$	
BSA	D_5	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$	
ISZ	D_6	$M[AR] \leftarrow M[AR] + 1,$ If $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$	

AND	$D_0T_4:$	$DR \leftarrow M[AR]$	
	$D_0T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$	
ADD	$D_1T_4:$	$DR \leftarrow M[AR]$	
	$D_1T_5:$	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$	
LDA	$D_2T_4:$	$DR \leftarrow M[AR]$	
	$D_2T_5:$	$AC \leftarrow DR, SC \leftarrow 0$	
STA	$D_3T_4:$	$M[AR] \leftarrow AC, SC \leftarrow 0$	
BUN	$D_4T_4:$	$PC \leftarrow AR, SC \leftarrow 0$	
BSA	$D_5T_4:$	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$	
	$D_5T_5:$	$PC \leftarrow AR, SC \leftarrow 0$	
ISZ	$D_6T_4:$	$DR \leftarrow M[AR]$	
	$D_6T_5:$	$DR \leftarrow DR + 1$	
	$D_6T_6:$	$M[AR] \leftarrow DR, SC \leftarrow 0$	
	$D_7T_6:$	$if(DR = 0) then (PC \leftarrow PC + 1)$	



← From the Instruction List:



RTL
ASM#2


Note on RTL

- A RTL statement consists in an (optional) condition followed by micro-operation(s).
- The micro-operation should be read as having the present values on the right side of " \leftarrow ", while the left side refers to the next state of that register; the transfer (register loading) takes place on the rising edge of the clock.
- For example:

$D_1 T_5 : DR \leftarrow AC, AC \leftarrow AC + DR$



actually reads:

$D_1 T_5 : DR(n+1) \leftarrow AC(n)$
 $AC(n+1) \leftarrow AC(n) + DR(n)$




Even the second RTL makes sense since $AC(n) + DR(n)$ is the ALU's output which is to be loaded into AC on the rising edge of the clock $n+1$. After loading the newer value into AC, there will be a delay until the ALU output will change, since ALU needs some time to "figure out" what is the newer result. As such, by the time ALU output will change, the rising edge will be gone and nothing will be allowed into AC until the next rising edge!

STA EXEC T₄




ISZ – Increment & Skip if Zero implements DO-WHILE



How . . .


1. ... DOES A **SUBROUTINE** WORK?
2. ... TO DEFINE IT?
3. ... TO USE IT?

PC



HOW DOES IT WORK?


- A subroutine is a program module that is independent of the main program
- To use it, the main program transfers control to the subroutine
- The subroutine performs its function and then returns control to the main program
- Main problem: define a mechanism to store the **RETURN ADDRESS**, such that the subroutine knows where to find it when it gets back to the calling program.



MAIN CALLS SUBROUTINE (BSA)

The **RETURN ADDRESS** is stored at the memory location pointed to by **BSA**. The subroutine starts at the following address.



1. $m(\text{addr op}) \leftarrow (\text{PC}) / m(808) = 0805$ = return address **805** is stored in location 808
2. $\text{PC} \leftarrow \text{addr op} + 1 / \text{PC} = 0809$ Control continues with subroutine starting from addr 809




SUBROUTINE RETURNS TO MAIN

BUN_{indirect}808:

RAM




RAM




3. $PC \leftarrow [m(m(808))]; PC=0805$

$D_7 T_3: AR \leftarrow M[AR]$; indirect addr.
 $D_4 T_4: PC \leftarrow AR, SC \leftarrow 0$



RAM



BSA: Branch and Save Return Address



The BSA instruction

- ~~1. stores the return address into the memory location specified by its effective address (135). The **return address** = the address of the instruction to be run after the subroutine is executed = 21 in our example; this address is already prepared in PC;~~
- ~~2. branches to the first instruction of the **subroutine** which is stored in the memory at the next address (136) after the stored return address.~~
3. The subroutine has to end with an **indirect BUN** to the return addr.

```

20  BSA 135
21  next instruction
22  .....
...
135 stored ret. addr (21)
136 Subroutine 1st instruc
137 .....
...
159 Subroutine last instr
160 BUNindirect 135

```


(a) Memory, PC, and AR at time T_4 

(b) Memory and PC after execution

1) $D_5 T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1$

2) $D_5 T_5: PC \leftarrow AR, SC \leftarrow 0$

Control Functions & Microoperations of the Basic Computer



Fetch	$T_o:$	$AR \leftarrow PC$
	$T_l:$	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$T_2:$	$D_0 \dots , D_7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$
Indirect	$D'_7 T_3:$	$AR \leftarrow M[AR]$
Memory-reference:		
AND	$D_0 T_4:$	$DR \leftarrow M[AR]$
	$D_0 T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	$D_1 T_4:$	$DR \leftarrow M[AR]$
	$D_1 T_5:$	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2 T_4:$	$DR \leftarrow M[AR]$
	$D_2 T_5:$	$AC \leftarrow DR, SC \leftarrow 0$
STA.	$D_3 T_4:$	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_4 T_4:$	$PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_5 T_4:$	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	$D_5 T_5:$	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	$D_6 T_4:$	$DR \leftarrow M[AR]$
	$D_6 T_5:$	$DR \leftarrow DR + 1$
	$D_6 T_6:$	$M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$
Reg-ref	$D_I T_3 = r$	(common to all reg.-ref. instr.) $IR(i) = B_i$ ($i = 0, 1, 2, \dots, 11$)
	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow AC'$
CME	$rB_8:$	$E \leftarrow E'$
CIR	$rB_7:$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4 AC'(15):$	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$
SNA	$rB_3 AC(15):$	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$
SZA	$rB_2 AC':$	If $(AC = 0)$ then $(PC \leftarrow PC + 1)$
SZE	$rB_1 E':$	If $(E = 0)$ then $(PC \leftarrow PC + 1)$
HLT	$rB_0:$	$S \leftarrow 0$
In-out		
INP		
OUT		
SKI		
SKO		
ION		
IOF		

CPU & I/O Interface

■ Hardware provides an **interface** to the I/O device. Contains:


- data register (for data transfer, here: INPR and OUTR)
- status register (flags=peripheral ready, here: FGI & FGO)
- control register (here: R, IEN)

■ **SW Polling (Programmed Control)**

- CPU monitors the status register
- When data is ready, CPU reads or writes from/to the data register

■ Interrupts


- I/O interface can interrupt the CPU when data can be read or written (will study later)



■ **DMA (direct-memory access):**



- the IF takes over the control of the system's Data, Address & Control Buses and transfers sequences of data direct to the memory.

Software Polling




Basic Computer Input/Output Instructions (IOI)

<i>peripheral</i>	<i>p:</i>	$SC \leftarrow 0$	Clear SC
INP	pB_{11} :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input character
OUT	pB_{10} :	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	Output character
SKI	pB_9 :	If ($FGI = 1$) then ($PC \leftarrow PC + 1$)	Skip on input flag
SKO	pB_8 :	If ($FGO = 1$) then ($PC \leftarrow PC + 1$)	Skip on output flag
ION	pB_7 :	$IEN \leftarrow 1$	Interrupt enable on
IOF	pB_6 :	$IEN \leftarrow 0$	Interrupt enable off




Control Functions & Microoperations of the Basic Computer




Fetch	$T_o:$	$AR \leftarrow PC$
	$T_l:$	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$T_2:$	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$
Indirect	$D'_7IT_3:$	$AR \leftarrow M[AR]$
Memory-reference:		
AND	$D_0T_4:$	$DR \leftarrow M[AR]$
	$D_0T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	$D_1T_4:$	$DR \leftarrow M[AR]$
	$D_1T_5:$	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2T_4:$	$DR \leftarrow M[AR]$
	$D_2T_5:$	$AC \leftarrow DR, SC \leftarrow 0$
STA.	$D_3T_4:$	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_4T_4:$	$PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_5T_4:$	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	$D_5T_5:$	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	$D_6T_4:$	$DR \leftarrow M[AR]$
	$D_6T_5:$	$DR \leftarrow DR + 1$
	$D_6T_6:$	$M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$
Reg-ref		
	$D_7IT_3 = r$	(common to all reg.-ref. instr.)
		$IR(i) = B_i \quad (i = 0, 1, 2, \dots, 11)$
	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow AC'$
CME	$rB_8:$	$E \leftarrow E'$
CIR	$rB_7:$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4AC(15):$	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$
SNA	$rB_3AC(15):$	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$
SZA	$rB_2AC:$	If $(AC = 0)$ then $(PC \leftarrow PC + 1)$
SZE	$rB_1E:$	If $(E = 0)$ then $(PC \leftarrow PC + 1)$
HLT	$rB_0:$	$S \leftarrow 0$
In-out		
	$D_7IT_3 = p$	(common to all input-output instructions)
	$IR(i) = B_i$	$(i = 6, 7, 8, 9, 10, 11)$
	$p:$	$SC \leftarrow 0$
INP	$pB_{11}:$	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	$pB_{10}:$	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	$pB_9FGI:$	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$
SKO	$pB_8FGO:$	If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$
ION	$pB_7:$	$IEN \leftarrow 1$
IOF	$pB_6:$	$IEN \leftarrow 0$

Control Functions & Microoperations of the Basic Computer (ASM RTL level)




Fetch	$T_o: AR \leftarrow PC$
	$T_I: IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$T_2: D_0, \dots, D_7 \leftarrow Decode\ IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$
Indirect	$D'_7 IT_3, AR \leftarrow M[AR]$
	\vdots
	MemoryRef.
AND	$D_0 T_4: DR \leftarrow M[AR]$
	$D_0 T_5: AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	$D_1 T_4: DR \leftarrow M[AR]$
	$D_1 T_5: AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2 T_4: DR \leftarrow M[AR]$
	$D_2 T_5: AC \leftarrow DR, SC \leftarrow 0$
STA.	$D_3 T_4: M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_4 T_4: PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_5 T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	$D_5 T_5: PC \leftarrow AR, SC \leftarrow 0$
ISZ	$D_6 T_4: DR \leftarrow M[AR]$
	$D_6 T_5: DR \leftarrow DR + 1$
	$D_6 T_6: M[AR] \leftarrow DR, \text{ if } (DR=0) \text{ then } (PC \leftarrow PC+1), SC \leftarrow 0$
Reg-ref	$D_7 I' T_3 = r \text{ (common to all reg.-ref. instr.)}$
	$IR(i) = B_i \text{ (i = 0, 1, 2, ..., 11)}$
	$r: SC \leftarrow 0$
CLA	$r B_{11}: AC \leftarrow 0$
CLE	$r B_{10}: E \leftarrow 0$
CMA	$r B_9: AC \leftarrow AC'$
CME	$r B_8: E \leftarrow E'$
CIR	$r B_7: AC \leftarrow shr\ AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$r B_6: AC \leftarrow shl\ AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$r B_5: AC \leftarrow AC + 1$
SPA	$r B_4: \text{If } (AC(15) = 0) \text{ then } (PC \leftarrow PC + 1)$
SNA	$r B_3: \text{If } (AC(15) = 1) \text{ then } (PC \leftarrow PC + 1)$
SZA	$r B_2: \text{If } (AC = 0) \text{ then } (PC \leftarrow PC + 1)$
SZE	$r B_1: \text{If } (E = 0) \text{ then } (PC \leftarrow PC + 1)$
HLT	$r B_0: S \leftarrow 0$
In-out	$D_7 IT_3 = p \text{ (common to all I/O instructions)}$
	$IR(i) = B_i \text{ (i = 6, 7, 8, 9, 10, 11)}$
	$p: SC \leftarrow 0$
INP	$p B_{11}: AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	$p B_{10}: OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	$p B_9: \text{If } (FGI = 1) \text{ then } (PC \leftarrow PC + 1)$
SKO	$p B_8: \text{If } (FGO = 1) \text{ then } (PC \leftarrow PC + 1)$
ION	$p B_7: IEN \leftarrow 1$
IOF	$p B_6: IEN \leftarrow 0$

Interrupt Fundamental Concepts



Internal Asynchronous CPU Timing

- Interrupts can occur at any time during an instruction cycle




Interrupt System Specification


- Allow for **asynchronous events** to occur and be recognized.
- Wait for the current instruction to finish before servicing an interrupt.
- Service interrupt with a sub-routine (**Interrupt Service Routine = ISR**) and **returns to interrupted code**.
- Enabling and disabling interrupts (IEN)
- Multiple sources of interrupts (here 2: FGO, FGI)
 - Simultaneous interrupts.

Internal CPU Interrupt Hardware

- Use a flip-flop (**R**) to catch IRQ (**FGI**, **FGO**)
 - Multiple device interrupt lines (**FGI**, **FGO**) can be OR-wired together
 - CPU waits until the current instruction is executed and then can process interrupt
- Can enable/disable interrupt using enable-disable flip-flop (**IEN**)
 - When interrupt is acknowledged by CPU HW, interrupts are disabled (**IEN** $\leftarrow 0$) for the duration of interrupt servicing
- The source of interrupt is determined by **FGI** or **FGO** \rightarrow the Interrupt Service Routine (**ISR**) has to check which I/O device generated the IRQ
- The **return address** is stored at address **0**; at the end of ISR
 - **ION** is executed to arm the interrupt system **IEN** $\leftarrow 1$
 - **BUN 0 I** (i.e., **BUN_{indirect} 0**) is executed to return to the interrupted program



RTL



- Once the “Fetch” phase is finished, during the “Execution” phase ($T_0+T_1+T_2$), if a flag (**FGI** or **FGO**) is set to 1 by an interrupt, the computer stores the **Interrupt Request** in **R** if enabled by **IEN**:


$(T_0 + T_1 + T_2)'(IEN)(FGI + FGO)$: $R \leftarrow 1$

and completes the execution of the instruction in progress;

- Next goes to an Interrupt cycle, where stores the **return address** in the location 0 of the memory;


- Then disables the interrupt system (**IEN**=0) and resets **R** (since the system already takes care of this interrupt);

- Executes the instruction stored in the memory location 1, which is a direct unconditional branching to the base address of the **service routine**.




Interrupt Service Cycle (INT)

1. Save the **return address** (PC=address of the next instruction) at the address 0;
2. BUN directly to the **ISR** address 1120 corresponding to the interrupt $PC = 256$
3. Disable interrupts (**IEN** $\leftarrow 0$, **R** $\leftarrow 0$)
4. Execute the Interrupt Service Routine (**ISR**)₁₁₂₀
5. Resume the interrupted program with **BUN** indirectly to address 0





(a) Before interrupt




(b) After interrupt cycle

Basic Computer Operation




Basic Computer Operation





Fetch	$R'T_0:$	$AR \leftarrow PC$
	$R'T_1:$	$IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$
Decode	$R'T_2:$	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14)$, $AR \leftarrow IR(0-11)$, $I \leftarrow IR(15)$
Indirect	$D'_7IT_3:$	$AR \leftarrow M[AR]$
Interrupt:	$T_0T_1T_2(IEN)(FGI + FGO):$	$R \leftarrow 1$
	$RT_o:$	$AR \leftarrow 0$, $TR \leftarrow PC$
	$RT_I:$	$M[AR] \leftarrow TR$, $PC \leftarrow 0$
	$RT_2:$	$PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$
Memory-reference:		
AND	$D_0T_4:$	$DR \leftarrow M[AR]$
	$D_0T_5:$	$AC \leftarrow AC \wedge DR$, $SC \leftarrow 0$
ADD	$D_1T_4:$	$DR \leftarrow M[AR]$
	$D_1T_5:$	$AC \leftarrow AC + DR$, $E \leftarrow C_{out}$, $SC \leftarrow 0$
LDA	$D_2T_4:$	$DR \leftarrow M[AR]$
	$D_2T_5:$	$AC \leftarrow DR$, $SC \leftarrow 0$
STA.	$D_3T_4:$	$M[AR] \leftarrow AC$, $SC \leftarrow 0$
BUN	$D_4T_4:$	$PC \leftarrow AR$, $SC \leftarrow 0$
BSA	$D_5T_4:$	$M[AR] \leftarrow PC$, $AR \leftarrow AR + 1$
	$D_5T_5:$	$PC \leftarrow AR$, $SC \leftarrow 0$
ISZ	$D_6T_4:$	$DR \leftarrow M[AR]$
	$D_6T_5:$	$DR \leftarrow DR + 1$
	$D_6T_6:$	$M[AR] \leftarrow DR$, <i>if(DR = 0) then (PC ← PC + 1), SC ← 0</i>
Reg-ref	$D_7IT_3 = r$	(common to all reg.-ref. instr.) $IR(i) = B_i$ ($i = 0, 1, 2, \dots, 11$)
	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow AC'$
CME	$rB_8:$	$E \leftarrow E'$
CIR	$rB_7:$	$AC \leftarrow shr AC$, $AC(15) \leftarrow E$, $E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow shl AC$, $AC(0) \leftarrow E$, $E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4AC(15):$	<i>If(AC(15) = 0) then (PC ← PC + 1)</i>
SNA	$rB_3AC(15):$	<i>If(AC(15) = 1) then (PC ← PC + 1)</i>
SZA	$rB_2AC:$	<i>If(AC = 0) then (PC ← PC + 1)</i>
SZE	$rB_1E:$	<i>If(E = 0) then (PC ← PC + 1)</i>
HLT	$rB_0:$	$S \leftarrow 0$
In-out	$D_7IT_3 = p$	(common to all input-output instructions) $IR(i) = B_i$ ($i = 6, 7, 8, 9, 10, 11$)
	$p:$	$SC \leftarrow 0$
INP	$pB_{11}:$	$AC(0-7) \leftarrow INPR$, $FGI \leftarrow 0$
OUT	$pB_{10}:$	$OUTR \leftarrow AC(0-7)$, $FGO \leftarrow 0$
SKI	$pB_9FGI:$	<i>If(FGI = 1) then (PC ← PC + 1)</i>
SKO	$pB_8FGO:$	<i>If(FGO = 1) then (PC ← PC + 1)</i>
ION	$pB_7:$	$IEN \leftarrow 1$
IOF	$pB_6:$	$IEN \leftarrow 0$

Instruction Cycle RRI



Control Functions & Microoperations of the Basic Computer

RTL ASM#2



Control Unit Design

Inputs: $X = \{D_i, \text{ Other inputs}\}$

IR $\Rightarrow D_i$ Instruction Decoder - AND, ADD

LDA, STA, BUN, BSA, ISZ, {RRI, IOI}

Output: $Z = \{LD_{AR}, INR_{AR}, CLR_{AR}, LD_{PC}, INR_{PC}, CLR_{PC}, \text{Write, Read, } LD_{IR}, LD_{DR}, INR_{DR}, CLR_{DR}, LD_{TR}, INR_{TR}, CLR_{TR}, LD_{AC}, INR_{AC}, \dots\}$

States : $\{T_0, T_1, T_2, T_3, \dots, T_{15}\}$

$T^{n+1} = \delta(X^n, T^n)$ next state function


$Z^n = \lambda(X^n, T^n)$ output function

To find the equations for λ & δ one can:


- Scan Table 5-6 & find all the RTL statements in which registers are modified and derive equations directly

OR:

- or c. Extend Table 5.6 with columns for each set of signals needed to perform every RTL and derive signals' equations from these columns.



BASIC COMPUTER



Control Unit

- The outputs λ of the control logic circuit in the control unit are:
1. Signals to control the inputs (LD , INR , and CLR) of the 8 registers +SC (CLR)
 2. Signals to control common bus selection bits: S_2 , S_1 , and S_0 .
 3. Signals to control the Read and Write inputs of memory.
 4. Signals to set, clear or complement individual flip-flops.
 5. Signals to control the AC adder and logic circuit.
- The specifications for the various control signals can be obtained directly from the list of register transfer statements in Table 5-6 of the textbook (page 159).

ASM#5 Synthesis of Control Unit

The major methods for implementing the State Register of sequential circuits which are used as control logic ASM-based circuits are:


1. The One-hot Encoded State method

$$\{T_0, T_1, T_2, T_3, \dots, T_{15}\}$$

- Most popular design technique, as it is simple and easy to model
- Implemented as
 - one-FF-per-state
 - sequence-counter
 - Matches the cyclical nature of instruction execution on a computer
 - Control is simplified because of the cyclical state transition pattern

2. The Binary Encoded State method

- Uses state encoding to reduce the number of D flip-flops required in the state register
- Control logic is spread out over several different digital devices



Control Units can be implemented as

- **Hardwired CU** - with gates and other MSI components (MUX, Decoders, multi-function registers) – Chapter 5
Based on transition table derived from **ASM#4**
- a) Synthesis with gates (slide 117)
- b) Synthesis with MUX's (slide 123)
- c) **Direct** Synthesis with Gates & Decoder (124)
- d) Direct Synthesis with MUX's (125)
- **Microprogram CU** - ROM based.- Ch 7


Control Functions &

Microoperations of

the Basic Computer

ASM#4

ASM#5



The outputs λ of the control logic circuit in the control unit are:

1. Signals to control the inputs (LD, INR, and CLR) of the 8 registers + SC (CLR)
2. Signals to control common bus selection bits: S2, S1, and S0.
3. Signals to control the Read and Write inputs of memory.
4. Signals to set, clear or complement individual flip-flops.
5. Signals to control the AC adder and logic circuit.

The equations of the various control signals can be obtained directly from this ASM#4 state-chart.



Control Functions of the Basic Computer

Implementation with Multiplexers

ASM#5

ASM#5.2

ASM#4




Control Functions of the Basic Computer

Implementation with Multiplexers

ASM#5

Fetch	$T_o:$	$AR \leftarrow PC$	$LD_{AR}, Sel=2 (S_2S_1S_0=010)$
	$T_l:$	$IR \leftarrow M[AR], PC \leftarrow PC + 1$	$LD_{IR}, Read, INR_{PC}$
Decode	$T_2:$	$D_{0\ldots 7}, D_7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$	$LD_{AR}, LD_I, Sel=5$
Indirect	$D'IT_3:$	$AR \leftarrow M[AR]$	
Memory-Ref.			
AND	$D_0T_4:$	$DR \leftarrow M[AR]$	$LD_{DR}, Read, Sel=7$
	$D_0T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$	LD_{AC}, AND, CLR_{SC}
ADD	$D_1T_4:$	$DR \leftarrow M[AR]$	$LD_{DR}, Read, Sel=7$
	$D_1T_5:$	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$	LD_{AC}, ADD, CLR_{SC}
LDA	$D_2T_4:$	$DR \leftarrow M[AR]$	$LD_{DR}, Read, Sel=7$
	$D_2T_5:$	$AC \leftarrow DR, SC \leftarrow 0$	$LD_{AC}, Sel=3, CLR_{SC}$
STA	$D_3T_4:$	$M[AR] \leftarrow AC, SC \leftarrow 0$	$Write, Sel=4, CLR_{SC}$
BUN	$D_4T_4:$	$PC \leftarrow AR, SC \leftarrow 0$	$LD_{PC} Sel=1, CLR_{SC}$
BSA	$D_5T_4:$	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$	$Write, Sel=2 INR_{AR}$
	$D_5T_5:$	$PC \leftarrow AR, SC \leftarrow 0$	$LD_{PC}, Sel=1, CLR_{SC}$
ISZ	$D_6T_4:$	$DR \leftarrow M[AR]$	$LD_{DR}, Read, Sel=7$
	$D_6T_5:$	$DR \leftarrow DR + 1$	INR_{DR}
	$D_6T_6:$	$M[AR] \leftarrow DR, SC \leftarrow 0$	$Write, Sel=3 CLR_{SC}$
	$D_6T_6 DRZ:$	$PC \leftarrow PC + 1$	INR_{PC}
Reg-ref	D_7IT_3	$= r, IR(i) = B_i (i = 0, 1, 2, \dots, 11)$	
	$r:$	$SC \leftarrow 0$	CLR_{SC}
CLA	$rB_{11}:$	$AC \leftarrow 0$	CLR_{AC}
CLE	$rB_{10}:$	$E \leftarrow 0$	CLR_E
CMA	$rB_9:$	$AC \leftarrow AC'$	CMA
CME	$rB_8:$	$E \leftarrow E'$	CME
CIR	$rB_7:$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	LD_{AC}, SHR
CIL	$rB_6:$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	LD_{AC}, SHL
INC	$rB_5:$	$AC \leftarrow AC + 1$	INR_{AC}
SPA	$rB_4 AC(15):$	$PC \leftarrow PC + 1$	INR_{PC}
SNA	$rB_3 AC(15):$	$PC \leftarrow PC + 1$	INR_{PC}
SZA	$rB_2 ACZ:$	$PC \leftarrow PC + 1$	INR_{PC}
SZE	$rB_1 EZ:$	$PC \leftarrow PC + 1$	INR_{PC}
HLT	$rB_0:$	$S \leftarrow 0$	
In-out	D_7IT_3	$= p, IR(i) = B_i (i = 6, 7, 8, 9, 10, 11)$	
	$p:$	$SC \leftarrow 0$	
INP	$pB_{11}:$	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	
OUT	$pB_{10}:$	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	
SKI	$pB_9 FGI:$	$PC \leftarrow PC + 1$	INR_{PC}
SKO	$pB_8 FGO:$	$PC \leftarrow PC + 1$	INR_{PC}
ION	$pB_7:$	$IEN \leftarrow 1$	
IOF	$pB_6:$	$IEN \leftarrow 0$	



RTL ASM#2		
Fetch	$R'T_0:$ $AR \leftarrow PC$	1.
	$R'T_1:$ $IR \leftarrow M[AR], PC \leftarrow PC + 1$	
Decode	$R'T_2:$ $D_0 \dots, D_7 \leftarrow \text{Decode } IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$	2.
Indirect	$D'_7IT_3:$ $AR \leftarrow M[AR]$	3.
Interrupt:		
	$T_0T_1T_2: IEN(FGI + FGO): R \leftarrow 1$	
	$RT_0:$ $AR \leftarrow 0, TR \leftarrow PC$	4.
	$RT_1:$ $M[AR] \leftarrow TR, PC \leftarrow 0$	
	$RT_2:$ $PC \leftarrow PC+1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$	
Memory-reference:		
AND	$D_0T_4:$ $DR \leftarrow M[AR]$	
	$D_0T_5:$ $AC \leftarrow AC \wedge DR, SC \leftarrow 0$	
	
BSA	$D_5T_4:$ $M[AR] \leftarrow PC, AR \leftarrow AR + 1$	5.

1. $R'T_0 : AR \leftarrow PC$
2. $R'T_2 : AR \leftarrow IR(0-11)$
3. $D'_7IT_3 : AR \leftarrow M[AR]$
4. $RT_0 : AR \leftarrow 0$
5. $D_5T_4 : AR \leftarrow AR + 1$


ASM#5


$$\begin{aligned}
 LD(AR) &= R'T_0 + R'T_2 + D'_7IT_3 \\
 CLR(AR) &= RT_0 \\
 INR(AR) &= D_5T_4
 \end{aligned}$$

1a. AR Control Logic

Scan Table 5-6 & find all the RTL statements in which **AR** is modified (is **destination** of RTLs).

- The first three such RTL statements are performed by enabling the LD bit of **AR**, i.e., LD(**AR**).
- The 4-th is done by activating the CLR
- The 5-fth statement is performed by enabling the INR bit of **AR**, i.e., INR(**AR**).





Reg selected for bus	x_1	x_2	x_3	x_4	x_5	x_6	x_7	S_2	S_1	S_0
	Sel_{AR}	Sel_{PC}	Sel_{DR}	Sel_{AC}	Sel_{IR}	Sel_{TR}	Sel_M			
none	0	0	0	0	0	0	0	0	0	0
AR	1	0	0	0	0	0	0	0	0	1
PC	0	1	0	0	0	0	0	0	1	0
DR	0	0	1	0	0	0	0	0	1	1
AC	0	0	0	1	0	0	0	1	0	0
IR	0	0	0	0	1	0	0	1	0	1
TR	0	0	0	0	0	1	0	1	1	0
M	0	0	0	0	0	0	1	1	1	1

To find x_1 , scan the table of microoperations of Basic Computer from Table 5-6 and collect all the RTL statements where AR is a Source Register to be selected by the Bus MUX (on the right side of RTL!)


AR:	$D_4T_4: PC \leftarrow AR$ $D_5T_5: PC \leftarrow AR$	$Sel_{AR} = x_1 = D_4T_4 + D_5T_5$
PC:		$Sel_{PC} = x_2 =$
DR:		$Sel_{DR} = x_3 =$
AC:		$Sel_{AC} = x_4 =$
IR :		$Sel_{IR} = x_5 =$
TR:		$Sel_{TR} = x_6 =$
M :		$Sel_M = x_7 = R'T_1 + D'_7IT_3 + (D_0 + D_1 + D_2 + D_6)T_4$

Bus Control

$$S_0 = x_1 + x_3 + x_5 + x_7$$

$$S_1 = x_2 + x_3 + x_6 + x_7$$

$$S_2 = x_4 + x_5 + x_6 + x_7$$



Fetch	$R'T_o:$	$AR \leftarrow PC$
	$R'T_1:$	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$R'T_2:$	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$
Indirect	$D'_7IT_3:$	$AR \leftarrow M[AR]$
Interrupt	$IEN (FGI+FGO): R \leftarrow 1$	
	$RT_o:$	$AR \leftarrow 0, TR \leftarrow PC$
	$RT_1:$	$M[AR] \leftarrow TR, PC \leftarrow 0$
	$RT_2:$	$PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$
Execute Memory-reference Instructions (MRI)		
AND	$D_0T_4:$	$DR \leftarrow M[AR]$
	$D_0T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	$D_1T_4:$	$DR \leftarrow M[AR]$
	$D_1T_5:$	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2T_4:$	$DR \leftarrow M[AR]$
	$D_2T_5:$	$AC \leftarrow DR, SC \leftarrow 0$
STA.	$D_3T_4:$	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_4T_4:$	$PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_5T_4:$	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	$D_5T_5:$	$PC \leftarrow AR, SC \leftarrow 0$
SZ	$D_6T_4:$	$DR \leftarrow M[AR]$
	$D_6T_5:$	$DR \leftarrow DR + 1$
	$D_6T_6:$	$M[AR] \leftarrow DR,$
	$D_6T_6DR':$	$\text{if}(DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$
Execute Register-reference Instructions (RRI)		
	$D_7IT_3 = r$	(common to all Register-ref. instructions)
		$IR(i) = Bi \quad (i = 0, 1, 2, \dots, 11)$
	$r:$	$SC \leftarrow 0$
CLA	$rB11:$	$AC \leftarrow 0$
CLE	$rB10:$	$E \leftarrow 0$
CMA	$rB9:$	$AC \leftarrow AC'$
CME	$rB8:$	$E \leftarrow E'$
CIR	$rB7:$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB6:$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB5:$	$AC \leftarrow AC + 1$
SPA	$rB4AC(15):$	$\text{If}(AC(15) = 0) \text{ then } (PC \leftarrow PC + 1)$
SNA	$rB3AC(15):$	$\text{If}(AC(15) = 1) \text{ then } (PC \leftarrow PC + 1)$
SZA	$rB2AC:$	$\text{If}(AC = 0) \text{ then } (PC \leftarrow PC + 1)$
SZE	$rB1E':$	$\text{If}(E = 0) \text{ then } (PC \leftarrow PC + 1)$
HLT	$rB0:$	$S \leftarrow 0$
Execute Input-output (IOI)		
	$D_7IT_3 = p$	(common to all input-output instructions)
	$IR(i) = Bi \quad (i = 6, 7, 8, 9, 10, 11)$	
	$p:$	$SC \leftarrow 0$
INP	$pB11:$	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	$pB10:$	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	$pB9FGI:$	$\text{If}(FGI = 1) \text{ then } (PC \leftarrow PC + 1)$
SKO	$pB8FGO:$	$\text{If}(FGO = 1) \text{ then } (PC \leftarrow PC + 1)$
ION	$pB7:$	$IEN \leftarrow 1$
IOF	$pB6:$	$IEN \leftarrow 0$

1b & 2b Registers Control Logic

CEG 2136 Computer Architecture I

Extend the RTL table with signals columns:

		S ₂ S ₁ S ₀ source	Signals for selecting register destination
Fetch	R'T ₀ : AR \leftarrow PC	010	LD_AR
	R'T ₁ : IR \leftarrow M[AR], PC \leftarrow PC + 1	111	Read, LD_IR, INC_PC
Decode	R'T ₂ : D ₀ ... , D ₇ \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)	101	LD_AR , LD_I
Indirect	D'IT ₃ : AR \leftarrow M[AR]	111	Read, LD_AR

Interrupt:

RTL ASM#2


T ₀ T ₁ T ₂ IEN(FGI + FGO): R \leftarrow 1	S _R ,
RT ₀ : AR \leftarrow 0, TR \leftarrow PC	010 CL_AR, LD_TR,
RT ₁ : M[AR] \leftarrow TR, PC \leftarrow 0	110 Write, CL_PC
RT ₂ : PC \leftarrow PC+1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0	INC_PC, R _{SC} , R _R , R _{IEN} ,

Memory-reference:

AND	D ₀ T ₄ : DR \leftarrow M[AR]	
	D ₀ T ₅ : AC \leftarrow AC \wedge DR, SC \leftarrow 0	
ADD	D ₁ T ₄ : DR \leftarrow M[AR]	
	D ₁ T ₅ : AC \leftarrow AC + DR, E \leftarrow C _{out} , SC \leftarrow 0	
LDA	D ₂ T ₄ : DR \leftarrow M[AR]	
	D ₂ T ₅ : AC \leftarrow DR, SC \leftarrow 0	
STA.	D ₃ T ₄ : M[AR] \leftarrow AC, SC \leftarrow 0	
BUN	D ₄ T ₄ : PC \leftarrow AR, SC \leftarrow 0	
BSA	D ₅ T ₄ : M[AR] \leftarrow PC, AR \leftarrow AR + 1	
	D ₅ T ₅ : PC \leftarrow AR, SC \leftarrow 0	
[SZ]	D ₆ T ₄ : DR \leftarrow M[AR]	
	D ₆ T ₅ : DR \leftarrow DR + 1	
	D ₆ T ₆ : M[AR] \leftarrow DR,	
	D ₆ T ₆ : DR: if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0	

Control Signals ASM#4

ASM#5



$$LD_AR = R'T_0 + R'T_2 + D'_7IT_3 ; CLR_AR = RT_0 ; INR_AR = D_5T_4$$


S₂, S₁ and S₀ implemented without encoder, but with gates only:

$$S_2 = R'T_1 + R'T_2 + D'_7IT_3 + RT_1 ; S_1 = R'T_0 + R'T_1 + D'_7IT_3 + RT_0 + RT_1 ; S_0 = \dots$$

1c & 2b Registers Control Logic

	RTL ASM#2									
	S ₂	S ₁	S ₀	LD _{AR}	LD _{IR}	INC _{PC}	LD _{TR}	CLR _{PC}	LD _{DR}	read
Fetch	R'T ₀ :	$AR \leftarrow PC$		010	1					
	R'T ₁ :	$IR \leftarrow M[AR], PC \leftarrow PC + 1$		111		1	1			1
Decode	R'T ₂ :	$D_0, \dots, D_7 \leftarrow \text{Decode IR}(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$		101	1	1				
Indirect	D' ₇ IT ₃ :	$AR \leftarrow M[AR]$		111	1					1
Interrupt:										
	T ₀ T ₁ T ₂ IEN(FGI + FGO):	$R \leftarrow 1$								
	RT ₀ :	$AR \leftarrow 0, TR \leftarrow PC$								
	RT ₁ :	$M[AR] \leftarrow TR, PC \leftarrow 0$								
	RT ₂ :	$PC \leftarrow PC+1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$								
Memory-reference:										
AND	D ₀ T ₄ :	$DR \leftarrow M[AR]$								
	D ₀ T ₅ :	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$								
ADD	D ₁ T ₄ :	$DR \leftarrow M[AR]$								
	D ₁ T ₅ :	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$								
LDA	D ₂ T ₄ :	$DR \leftarrow M[AR]$								
	D ₂ T ₅ :	$AC \leftarrow DR, SC \leftarrow 0$								
STA.	D ₃ T ₄ :	$M[AR] \leftarrow AC, SC \leftarrow 0$								
BUN	D ₄ T ₄ :	$PC \leftarrow AR, SC \leftarrow 0$								
BSA	D ₅ T ₄ :	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$								
	D ₅ T ₅ :	$PC \leftarrow AR, SC \leftarrow 0$								
ISZ	D ₆ T ₄ :	$DR \leftarrow M[AR]$								
	D ₆ T ₅ :	$DR \leftarrow DR + 1$								
	D ₆ T ₆ :	$M[AR] \leftarrow DR$								
	D ₆ T ₇ :	$if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0$								

$$LD_{AR} = R'T_0 + R'T_2 + D'_7IT_3 \dots$$





						Control Logic Comprehensive												3		5					
						From S ₂ S ₁ S ₀		To		L D A R	I N R A R	C L R A R	L D P C	I N R P C	C L R P C	L D I R	L D D R	I N R D R	C L R D R	L D T R	I N R T R	C L R T R	L D A C	I N R A C	C L R A C
Fetch	R'T ₀ :	AR ← PC		010	LD _{AR}	1																			
	R'T ₁ :	IR ← M[AR], PC ← PC + I		111	LD _{IR}							1		1											1
Decode	R'T ₂ :	D ₀ … , D ₇ ← Decode IR(12-14), AR ← IR(0-11), I ← IR(15)		101	LD _{AR}	1																			
Indirect	D'IT ₃	AR ← M[AR]		111	LD _{AR}	1																			1
Interrupt	T ₀ T ₁ T ₂	IEN(FGI + FGO): R ← 1				S _R																			
	RT ₀ :	AR ← 0, TR ← PC		010	LD _{TR}				1																
	RT ₁ :	M[AR] ← TR, PC ← 0		110	Write									1											
	RT ₂ :	PC ← PC+I, IEN ← 0, R ← 0, SC ← 0			R _{IEN}	INR _{PC}						1													
Execute	Memory-reference:		RTL ASM#2																						
AND	D ₀ T ₄ :	DR ← M[AR]		111	LD _{DR}												1								1
	D ₀ T ₅ :	AC ← AC ^ DR, SC ← 0			LD _{AC}															1				AND	
ADD	D ₁ T ₄ :	DR ← M[AR]		111	LD _{DR}												1								1
	D ₁ T ₅ :	AC ← AC + DR, E ← C _{out} , SC ← 0			LD _{AC}															1				ADD	
LDA	D ₂ T ₄ :	DR ← M[AR]		111	LD _{DR}												1								1
	D ₂ T ₅ :	AC ← DR, SC ← 0			LD _{AC}															1				DR	
STA.	D ₃ T ₄ :	M[AR] ← AC, SC ← 0		100	Write																				
BUN	D ₄ T ₄ :	PC ← AR, SC ← 0		001	LD _{PC}					1														1	
BSA	D ₅ T ₄ :	M[AR] ← PC, AR ← AR + I		010	Write		1																		1
	D ₅ T ₅ :	PC ← AR, SC ← 0		001	LD _{PC}				1															1	
ISZ	D ₆ T ₄ :	DR ← M[AR]		111	LD _{DR}																				1
	D ₆ T ₅ :	DR ← DR + 1			INR _{DR}												1								
	D ₆ T ₆ :	M[AR] ← DR,		011	Write																				
	D ₆ T ₆ 'DR'	PC ← PC + 1, SC ← 0			INR _{PC}					1															

ASM#5


$$LD_AR = R'T_0 + RT_2 + D'_7IT_3 ; CLR_AR = RT_0 ; INR_AR = D_5T_4$$

4. FF Control Logic

		Register-reference:	R_{IEN}	S_{IEN}		
		$D_7IT_3 = r$	(common to all RRI)			
		$IR(i) = B_i$	($i = 0, 1, 2, \dots, 11$)			
		$r:$	$SC \leftarrow 0$			
CLA	$rB_{11}:^*$	$AC \leftarrow 0$				
CLE	$rB_{10}:^*$	$E \leftarrow 0$				
CMA	$rB_9:^*$	$AC \leftarrow AC'$				
CME	$rB_8:^*$	$E \leftarrow E'$				
CIR	$rB_7:^*$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$				
CIL	$rB_6:^*$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$				
INC	$rB_5:^*$	$AC \leftarrow AC + 1$				
SPA	$rB_4AC'(15)$	If ($AC(15) = 0$) then ($PC \leftarrow PC + 1$)				
SNA	$rB_3AC(15):^*$	If ($AC(15) = 1$) then ($PC \leftarrow PC + 1$)				
SZA	$rB_2AC':^*$	If ($AC = 0$) then ($PC \leftarrow PC + 1$)				
SZE	$rB_1E':^*$	If ($E = 0$) then ($PC \leftarrow PC + 1$)				
HLT	$rB_0:^*$	$S \leftarrow 0$				
		Input-output:				
		$D_7IT_3 = p$	(common to all IO instructions)			
		$IR(i) = B_i$	($i = 6, 7, 8, 9, 10, 11$)			
		$p:$	$SC \leftarrow 0$			
INP	$pB_{11}:^*$	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$				
OUT	$pB_{10}:^*$	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$				
SKI	$pB_9FGI:$	If ($FGI = 1$) then ($PC \leftarrow PC + 1$)				
SKO	$pB_8FGO:$	If ($FGO = 1$) then ($PC \leftarrow PC + 1$)				
ION	$pB_7:^*$	$IEN \leftarrow 1$			1	
IOF	$pB_6:^*$	$IEN \leftarrow 0$			1	

Control Signals ASM#4

RTL ASM#2



RTL
ASM#2

4. IEN FF Control Logic

- For example, Table 5-6 (of the textbook) shows that FF IEN is loaded as follows

<input type="checkbox"/> pB_7 : $IEN \leftarrow 1$	$S_{IEN} = 1$	where $p = D_7 IT_3$, $B_7 = IR(7)$, and $B_6 = IR(6)$
<input type="checkbox"/> pB_6 : $IEN \leftarrow 0$	$R_{IEN1} = 1$	
<input type="checkbox"/> RT_2 : $IEN \leftarrow 0$	$R_{IEN2} = 1$	


Control Signals ASM#4

J^n	K^n	Q^{n+1}	Function
0	0	Q^n	Hold
0	1	0	Reset
1	0	1	Set
1	1	Q^n	Toggle

HOW TO USE A JK-FF TO IMPLEMENT IEN FF:

- Do not include any term in J & K equations to keep the current state
- To **reset** a JK-FF, add that term to the K equation, but not to J
- To **set** a JK-FF, add that term to the J equation, but not to K
- To **toggle** a JK-FF, add that term to both J & K equations

To load value “a” into a JK-FF, AND a with the term and include in the J equation, while “a” is AND-ed with the term and it is applied to K. In particular to load whatever next state, set $a = Q^+$. The JK-FF input excitation equations (J & K) are derived in terms of the control signals.




A JK flip-flop can be used in RS mode since here S and R are not required to be 1 simultaneously ($SR=0$):




$$J_{IEN} = \Sigma(S_{IEN}) = pB_7 = D_7 IT_3 B_7$$

$$K_{IEN} = \Sigma(R_{IEN}) = pB_6 + RT_2$$

ASM#5



AC+ALU



$AC \leftarrow AC \wedge DR$
 $AC \leftarrow AC + DR$
 $AC \leftarrow DR$
 $AC(0-7) \leftarrow INPR$
 $AC \leftarrow \overline{AC}$
 $AC \leftarrow \text{shr } AC, \quad AC(15) \leftarrow E$
 $AC \leftarrow \text{shl } AC, \quad AC(0) \leftarrow E$
 $AC \leftarrow 0$
 $AC \leftarrow AC + 1$

RTL
ASM#2

AND with DR
 Add with DR
 Transfer from DR
 Transfer from INPR
 Complement
 Shift right
 Shift left
 Clear
 Increment

5. ALU Control

To design the logic associated with AC, it is necessary to scan Table 5-6 (of the textbook) and extract all the statements in which AC is loaded:

$AC \leftarrow AC \wedge DR$
 $AC \leftarrow AC + DR$
 $AC \leftarrow DR$
 $AC(0-7) \leftarrow INPR$
 $AC \leftarrow \overline{AC}$
 $AC \leftarrow shr AC, AC(15) \leftarrow E$
 $AC \leftarrow shl AC, AC(0) \leftarrow E$
 $AC \leftarrow 0$
 $AC \leftarrow AC + 1$

RTL
ASM#2


AND with DR
Add with DR
Transfer from DR
Transfer from INPR
Complement
Shift right
Shift left
Clear
Increment

ASM#4

$D_0T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$	AND
$D_1T_5:$	$AC \leftarrow AC + DR, E \leftarrow Cout, SC \leftarrow 0$	ADD
$D_2T_5:$	$AC \leftarrow DR, SC \leftarrow 0$	DR
$rB_9:$	$AC \leftarrow AC'$	COM
$rB_7:$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	SHR
$rB_6:$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	SHL
$pB_{11}:$	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	INPR

Fetch	$R'T_0:$	$AR \leftarrow PC$	ALU	AC
	$R'T_1:$	$IR \leftarrow M[AR], PC \leftarrow PC + 1$		
Decode	$R'T_2:$	$D_0, \dots, D_7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$		
Indirect	$D'IT_3:$	$AR \leftarrow M[AR]$		
Interrupt		$IEN (FGI+FGO): R \leftarrow 1$		
	$RT_0:$	$AR \leftarrow 0, TR \leftarrow PC$		
	$RT_1:$	$M[AR] \leftarrow TR, PC \leftarrow 0$		
	$RT_2:$	$PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$		
Execute Memory-reference Instructions (MRI)				
AND	$D_0T_4:$	$DR \leftarrow M[AR]$		
	$D_0T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$	AND	LDAC
ADD	$D_1T_4:$	$DR \leftarrow M[AR]$		
	$D_1T_5:$	$AC \leftarrow AC + DR, E \leftarrow Cout, SC \leftarrow 0$	ADD	LDAC
LDA	$D_2T_4:$	$DR \leftarrow M[AR]$		
	$D_2T_5:$	$AC \leftarrow DR, SC \leftarrow 0$	DR	LDAC
STA.	$D_3T_4:$	$M[AR] \leftarrow AC, SC \leftarrow 0$		
BUN	$D_4T_4:$	$PC \leftarrow AR, SC \leftarrow 0$		
BSA	$D_5T_4:$	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$		
	$D_5T_5:$	$PC \leftarrow AR, SC \leftarrow 0$		
ISZ	$D_6T_4:$	$DR \leftarrow M[AR]$		
	$D_6T_5:$	$DR \leftarrow DR + 1$		
	$D_6T_6:$	$M[AR] \leftarrow DR,$		
	$D_6T_6 DR':$	$\text{if}(DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$		
Execute Register-reference Instructions (RRI)				
	$D_7IT_3 = r$	(common to all Register-ref. instructions)		
		$IR(i) = B_i$ ($i = 0, 1, 2, \dots, 11$)		
	$r:$	$SC \leftarrow 0$		
CLA	$rB_{11}:$	$AC \leftarrow 0$		CLRAC
CLE	$rB_{10}:$	$E \leftarrow 0$		
CMA	$rB_9:$	$AC \leftarrow AC'$	COM	LDAC
CME	$rB_8:$	$E \leftarrow E'$		
CIR	$rB_7:$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	SHR	LDAC
CIL	$rB_6:$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	SHL	LDAC
INC	$rB_5:$	$AC \leftarrow AC + 1$		INCAC
SPA	$rB_4 AC'(15):$	$\text{if}(AC(15) = 0) \text{ then } (PC \leftarrow PC + 1)$		
SNA	$rB_3 AC(15):$	$\text{if}(AC(15) = 1) \text{ then } (PC \leftarrow PC + 1)$		
SZA	$rB_2 AC':$	$\text{if}(AC = 0) \text{ then } (PC \leftarrow PC + 1)$		
SZE	$rB_1 E':$	$\text{if}(E = 0) \text{ then } (PC \leftarrow PC + 1)$		
HLT	$rB_0:$	$S \leftarrow 0$		
Execute Input-output (IOI)				
	$D_7IT_3 = p$	(common to all input-output instructions)		
		$IR(i) = B_i$ ($i = 6, 7, 8, 9, 10, 11$)		
	$p:$	$SC \leftarrow 0$		
INP	$pB_{11}:$	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	INPR	LDAC
OUT	$pB_{10}:$	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$		
SKI	$pB_9 FGI:$	$\text{if}(FGI = 1) \text{ then } (PC \leftarrow PC + 1)$		
SKO	$pB_8 FGO:$	$\text{if}(FGO = 1) \text{ then } (PC \leftarrow PC + 1)$		
ION	$pB_7:$	$IEN \leftarrow 1$		
IOF	$pB_6:$	$IEN \leftarrow 0$		

5. AC + ALU Control Logic (ASM#5)



$D_0T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$	AND
$D_1T_5:$	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$	ADD
$D_2T_5:$	$AC \leftarrow DR, SC \leftarrow 0$	DR
$rB_9:$	$AC \leftarrow AC'$	COM
$rB_7:$	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	SHR
$rB_6:$	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	SHL
$pB_{11}:$	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	INPR

$$AND = D_0T_5$$

$$ADD = D_1T_5$$

$$DR = D_2T_5$$

$$COM = rB_9$$

$$SHR = rB_7$$

$$SHL = rB_6$$

$$INPR = pB_{11}$$

Signals
ASM#5

$$LD_{AC} = AND + ADD + DR + COM + SHR + SHL + INPR$$



uOttawa

L'Université canadienne
Canada's university

ASM Design Example

Dr. Voicu Groza

Université d'Ottawa | University of Ottawa

SITE Hall, Room 5017
562 5800 ext. 2159
Groza@EECS.uOttawa.ca




www.uOttawa.ca

ASM Design Example


- The datapath of a dedicated coprocessor has three 16-bit registers AR , BR , and CR .
- When the coprocessor is triggered by a signal *start*, it will perform the following operations:
 - Transfer two 16-bit signed numbers (provided by the microcontroller over two data buses $DB-A$ and $DB-B$ in 2's-complement representation) to AR and BR .
 - If the number in AR is negative, divide the number in AR by 2 and transfer the result to register CR .
 - If the number in AR is positive but nonzero, multiply the number in BR by 2 and transfer the result to register CR .
 - If the number in AR is zero, clear register CR to 0.
 - Signalize the end of the processing by setting a flag *done*.

#1 Block Diagram




#1 Block Diagram


- Transfer two 16-bit signed numbers (provided by the microcontroller over two data buses $DB-A$ and $DB-B$ in 2's-complement representation) to AR & BR .
- If the number in AR is negative, divide the number in AR by 2 and transfer the result to register CR .
- If the number in AR is positive but nonzero, multiply the number in BR by 2 and transfer the result to register CR .
- If the number in AR is zero, clear register CR to 0.
- Signalize the end of the processing by setting a flag $done$.



ASM #2 Flowchart (High Level *RTL*)



ASM #2 Flowchart (High Level *RTL*)




RTL


$$Z_n = \lambda(S_n) \quad S_{n+1} = \delta(S_n, X_n)$$

A Start:	SC ← B
B:	AR ← DB-A BR ← DB-B
B (AR=0):	SC ← C
B (AR≠0)(AR>0):	SC ← D
B (AR≠0)(AR≤0):	SC ← E
C:	CR ← 0 SC ← F
D:	CR ← BR*2 SC ← F
E:	CR ← AR/2 SC ← F
F:	SC ← A

ASM #3 Datapath





Determine the functional units (registers, buses, ALU's) needed to execute the microoperations described in the high-level ASM flowchart.




ASM#2 Flowcharts





ASM textual or tabular charts replace flowcharts because of their ease of modeling complexity and representing large synchronous sequential circuits.



ASM#4 Detailed Chart



Symbols used in ASM#4 detailed charts




ASM Basic Block



Recall the main steps in the ASM methodology:

- Create an algorithm, using *pseudocode*, to describe the desired operation of the device
- Convert the pseudocode into an *ASM chart* (the basic brick = **ASM block**)
- Design the *datapath* based on the ASM chart
- Create a *detailed ASM chart* based on the datapath
- Design the *control logic* based on the detailed ASM chart

Combination of **datapath** and **control logic** makes up the actual logic system that will solve the original problem.



ASM#4 Detailed Chart




The basic brick = **ASM block** Combination of **datapath** and **control unit** makes up the actual logic system.


ASM#4 Detailed Chart

- There are some rules that have to be abided by during detailed ASM chart design
 1. For each *box* in the ASM flowchart, there should be a corresponding *state box* in the detailed ASM chart
 2. For each RTL operation in a state box of an ASM chart, the corresponding state box of the detailed ASM chart should contain an *output list* of control signals that are applied to the datapath in order to accomplish the RTL micro-operation described in the ASM chart. These control signals are generated by the *control unit* (CU) through its output function $Z = \lambda(S, X)$ - as CU is a sequential circuit.
 - All control signals are assumed to have the value '1' if specified and the value '0' if left unspecified.
 3. For each condition box in the ASM chart, there should be a corresponding condition box in the detailed ASM chart
 - Each condition box in the detailed ASM chart must contain a logical combination of *status signals* (coming from the datapath) that implements the combinational logic query in the corresponding ASM chart condition box
- The above rules provide the mapping between the ASM chart and the detailed ASM chart
- Pay special attention to the state box and conditional box mappings!
- Control logic is the heart of the digital circuit, and is often the most complex and detailed block of the entire system, and thus must be designed **very carefully!**
- The detailed ASM chart should easily be converted to a control path, as long as the aforementioned rules are followed


ASM #4 Detailed chart



**ASM #2
Flowchart**



CU inputs = {Start, ARZ, ARG} = **Datapath** status outputs
CU outputs = {LdAB, Sel, LdCR, ClrCR, Done} =
= Control signals for **Datapath**



Control Unit ASM#5 Synthesis

There are three major methods for implementing the State Register of sequential circuits which are used as control logic ASM-based circuits:

1. The **one-FF-per-state** method

- Also called One-hot, we will see this method during this lecture
- Most popular design technique, as it is simple and easy to model

2. The **Binary Encoded State** method


- Uses state encoding to reduce the number of D flip-flops required in the state register
- Control logic is spread out over several different digital devices

3. The **sequence-counter** method


- Matches the cyclical nature of instruction execution on a computer
- Control is simplified because of the cyclical state transition pattern

Control Units can be implemented as

- **Hardwired CU** - with gates and other MSI components (MUX, Decoders, multi-function registers) – Chapter 5
- **Microprogram CU** - ROM based. - Ch 7



ASM #5.2a Synthesis with Gates




Derive from the ASM chart
the transition table with MEV
= map entered variable


$$S^{n+1} = \delta(S^n, X^n) \quad \lambda(S^n, X^n)$$

State	Q ₂	Q ₁	Q ₀	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	LdAB	LdCR	ClrCR	Sel	Done
A	0	0	0	0			0	0	0	0	0
B	0	0	1								
C	0	1	0								
D	1	0	0								
E	1	0	1								
F	0	1	1								
	1	1	0								
	1	1	1								

δ and λ equations
implemented
with gates




ASM #5.2a Synthesis with Gates




Derive transition table with
MEV = map entered variable

State	$S^{n+1} = \delta(S^n, X^n)$				$\lambda(S^n, X^n)$				Done
	Q2	Q1	Q0	Q2 + Q1 + Q0	LdAB	LdCR	ClrCR	Sel	
A	0	0	0	0	0	0	0	0	0
B	0	0	1						
C	0	1	0						
D	1	0	0						
E	1	0	1						
F	0	1	1						
	1	1	0						
	1	1	1						

δ and λ equations
implemented
with gates




ASM #5.2a Synthesis with Gates




Derive transition table with
MEV = map entered variable

State	$S^{n+1} = \delta(S^n, X^n)$					$\lambda(S^n, X^n)$					
	Q ₂	Q ₁	Q ₀	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	LdAB	LdCR	ClrCR	Sel	Done
A	0	0	0	0	0	0	Start	0	0	0	0
B	0	0	1								
C	0	1	0								
D	1	0	0								
E	1	0	1								
F	0	1	1								
	1	1	0								
	1	1	1								

δ and λ equations
implemented
with gates




ASM #5.2a Synthesis with Gates



Derive transition table with
MEV = map entered variable

State	Q ₂	Q ₁	Q ₀	Q ₂ +Q ₁	Q ₀ ⁺	LdAB	LdCR	ClrCR	Sel	Done
A	0	0	0	0	0	Start	0	0	0	0
B	0	0	1	1	1	ARZ'	1	0	0	0
C	0	1	0	1	0					
D	1	0	0	1	0					
E	1	0	1	1	1					
F	0	1	1	1	1					
	1	1	0							
	1	1	1							

δ and λ equations
implemented
with gates




ASM #5.2a Synthesis with Gates

Derive transition table with
MEV = map entered variable


$$S^{n+1} = \delta(S^n, X^n) \quad \lambda(S^n, X^n)$$

State	Q2	Q1	Q0	Q2+Q1+	Q0+	LdAB	LdCR	ClrCR	Sel	Done
A	0	0	0	0	0	Start	0	0	0	0
B	0	0	1	ARZ'ARZ			1	0	0	0
C	0	1	0							
D	1	0	0							
E	1	0	1							
F	0	1	1							
	1	1	0							
	1	1	1							


Actually you should catch only 1's, i.e., write down in the transition table the MEV terms for which the FF's next state is 1... and don't bother about 0's ...



ASM #5.2a Synthesis with Gates




δ and λ equations implemented with gates



ASM #5.2b Synthesis with MUX's from transition table

δ and λ
equations
implemented
with MUX's




Transition table with MEV


$$S^{n+1} = \delta(S^n, X^n) \quad Z^n = \lambda(S^n)$$

State	Q2	Q1	Q0	Q2 + Q1	Q1 + Q0	LdAB	LdCR	ClrCR	Sel	Done
A	0	0	0	0	0	Start	0	0	0	0
B	0	0	1	ARZ'	ARZ	ARZ' ARG'	1	0	0	0
C	0	1	0	0	1	1	0	0	1	0
D	1	0	0	0	1	1	0	1	0	1
E	1	0	1	0	1	1	0	1	0	0
F	0	1	1	0	0	0	0	0	0	1
	1	1	0	x	x	x	x	x	x	x
	1	1	1	x	x	x	x	x	x	x

Use the transition table derived as
before to implement δ with MUX's →



ASM #5.2c Direct Synthesis with Gates and Decoder



derive $S^{n+1} = \delta(S^n, X^n)$ and $\lambda(S_n, X_n)$ equations directly from ASM

Next State Logic $S^{n+1} = \delta(S^n, X^n)$

Output Logic $Z^n = \lambda(S^n)$

$$LdAB = B$$


$$LdCR = D+E$$

$$ClrCR = C$$


$$Sel = D$$

$$Done = F$$


δ and λ equations implemented with state **DECODER** (equivalent of ONE HOT encoding) & **gates**




ASM #5.2d Direct Synthesis with MUX's



δ implemented with
MUX's directly from
ASM, without deriving
the transition table or
equations first



ASM #5.1 with Sequence Counter



State Register = Sequence Counter SC = multi-function register $Q_2Q_1Q_0$ with

- parallel load (LdSC),
- count up (SC++),
- clear (ClrSC)

The Next State Logic δ is controlled by

$$SC++ = A \cdot start + B \cdot ARZ + C$$

$$ClrSC = F$$

$$LdSC = B \cdot ARZ' \cdot ARG + B \cdot ARZ' \cdot ARG' + D + E$$

$$D_0 = B \cdot ARZ' \cdot ARG' + D + E$$

$$D_1 = D + E$$

$$D_2 = B \cdot ARZ' \cdot ARG + B \cdot ARZ' \cdot ARG'$$

Output Logic $Z^n = \lambda(S^n)$

$$LdAB = B$$


$$LdCR = D + E$$

$$ClrCR = C$$


$$Sel = D$$

$$Done = F$$

	<u>$Z^n = \lambda$</u>	<u>$S^{n+1} = \delta$</u>	ASM #2 / RTL	δ	λ
			SC←B	SC ⁺⁺	SC ⁿ⁺¹ D ₂ D ₁ D ₀
			LdSC	ClrSC	LdAB
A Start:			1		
B:	ARZ ← DB-A, BRZ ← DB-B				1
B·ARZ'·ARG:		SC←C	1	1	100
B·ARZ'·ARG':		SC←D		1	101
C:	CR ← 0	SC←E	1		1
D:	CR ← BR*2	SC←F		1	011
E:	CR ← AR/2	SC←F		1	011
F:		SC←A	1		1



ASM Example



OFF

```

if (KEY_ON)
    START_TIMER
    goto WAIT
else (goto OFF)

```

WAIT

```

if (KEY_OFF or BELT_ON)
    if (END_TIMER_5)
        ALARM_ON
    else goto WAIT
    else goto ALARM

```

ALARM

```

if (BELT_ON or END_TIMER_10 or KEY_OFF)
    ALARM_OFF
    goto OFF
else goto ALARM

```



uOttawa

L'Université canadienne
Canada's university

Control Unit Design Lab 4

Dr. Voicu Groza

Université d'Ottawa | University of Ottawa


SITE Hall, Room 5017
562 5800 ext. 2159
Groza@EECS.uOttawa.ca



www.uOttawa.ca



Lab#4 Computer Block Diagram

All modules are given in LAB #4, except this controller which has to be designed, implemented and simulated in Quartus and experimentally tested on the Altera platform




Programmer's View

Basic Computer




132


Lab Computer



Memory reference (IR6 = 0)



Indirect Addressing (IR7 = 1)



Memory Reference Instruction

Register Ref. Instrc.




Memory Reference
Reg. Ref. Instr.
Direct Addr X_0
Indirect Addr. X_1
Instr. X_0

Visualize in OUTD the contents of the memory location from address OUTA

Memory-reference instruction format:

Direct Addressing (I = 0)
Indirect Addressing (I = 1)




RR / IO instruction format:

Register reference (I = 0)
Input / Output reference (I = 1)




Instructions Format

COMMON BUS SYSTEM




Computer Structure



Instructions List & Format

Symbol	Binary codes = hex		Description
	I=0 (direct addr)	I=1(indirect addr)	
AND	00 000001=01	10 000001=81	AND AC to memory word
ADD	00 000010=02	10 000010=82	Add a memory word to AC
SUB	00 000011=03	10 000011=83	Subtract a memory word from AC
LDA	00 000100=04	10 000100=84	Load AC from a mm01y location
STA	00 001000=08	10 001000=88	Store AC to a memory location
BUN	00 010000=10	10 010000=90	Branch unconditionally
ISZ	00 100000=20	10 100000=AO	Increment counter of memory location and skip the following instruction if the incremented number is 0
CLA	01 000001=41		Clear AC
CMA	01 000010=42		Complement AC
ASL	01 000100=44		Arithmetic left shift AC
ASR	01 000100=48		Arithmetic right shift AC
INC	01 010000=50		Increment AC
HLT	01 100000=60		Halt. A Stop bit is set to 1, which prevents PC from being incremented.



Direct Addressing (IR7 =0) Memory reference (IR6 =0)

Indirect Addressing (IR7 =1) Register reference (IR6 =1)

$X_0 = \overline{IR}_7 \cdot \overline{IR}_6$ indicates a direct memory-reference instruction;


$X_1 = \overline{IR}_7 \cdot IR_6$ indicates a register-reference instruction

$X_2 = IR_7 \cdot \overline{IR}_6$ indicates an indirect memory-reference instruction.

There are no input/output instructions:

1. The program and data/operands are loaded into the memory when the bit-stream is downloaded to the FPGA.
2. The memory content from an address provided by the DIP switches is visualized on the 7-segment display, while the program is running.


Memory Reference
Instruction
Register Ref. Instr.



RTL
ASM#1



Memory
Reference
Reg. Ref.

IR 7	IR 6	IR 5	IR 4	IR 3	IR 2	IR 1	IR 0
I	Mem/ Reg	O	p	C	o	d	e
0	0	x	x	x	x	x	x
1	0	x	x	x	x	x	x
x	1	x	x	x	x	x	x



Instruction Cycle RTL

EXECUTION

RTL
ASM#2

ASM#3


Instruction Fetch + Viz Cycle RTL (ASM #2)

- common to all types of instruction

VIZ

EXECUTION

State	Description	Notation RTL
T ₀	Load the address register AR with the contents of OUTA	T ₀ : AR ← OUTA
T ₁	Read memory location pointed to by AR to register OUTD	T ₁ : OUTD ← M[AR]
T ₂	<ul style="list-style-type: none"> Load AR register with the <u>ADDRESS</u> of the <u>opcode</u> of the current instruction (PC) Increment PC (if the program is running, i.e., Stop FF S = 0) to point to the address of the next byte to be read, which can be: <ul style="list-style-type: none"> the next instruction, if the current instruction is a register-reference instruction the 2nd byte of the current instruction, if it is a memory-reference instruction. 	T ₂ : AR ← PC T ₂ S': PC ← PC + 1
T ₃	Read the instruction's opcode from memory to IR	T ₃ : IR ← M[AR]
T ₄	This state is a delay that allows the opcode to be decoded in Control Unit.	(nothing)
T ₅	<p>If X₁ → it is a <u>register - reference instruction</u> which will be executed now</p> <p>If X₀ or X₂ (<u>memory - reference instruction</u>),</p> <ul style="list-style-type: none"> copy PC to AR, i.e, the address of the instruction's 2nd byte goes from PC to AR => now AR contains the <u>ADDRESS</u> of <ul style="list-style-type: none"> the <u>operand address</u> if direct addressing, or the <u>address of the operand address</u> if indirect addressing Increment PC if program is running (Stop FF S=0). Note that $(X_0 + X_2) = IR_6$ 	T ₅ X ₁ : exec. Table 3 instruction T ₅ X ₁ :SC ← 0 T ₅ IR' ₆ : AR ← PC T ₅ IR' ₆ S': PC ← PC + 1
T ₆	Read from memory location pointed to by AR to AR; the read byte is - the <u>operand address</u> , if direct addressing, or -the <u>address of the operand address</u> , if indirect addressing	T ₆ IR' ₆ : AR ← M[AR]
T ₇	<p>If indirect addressing, read the <u>operand address</u> from memory location pointed to by AR</p> <p>If direct addressing, don't do anything, as the operand address is already in AR since T₆</p>	T ₇ X ₂ : AR ← M[AR] T ₇ X ₀ : (nothing)
T ₈ & after	Execute the memory-reference instruction (Table 4).	(see Table 4)



Instructions Execution RTL (ASM #2)

Type of Instruction	Symbol	Binary codes = hex I=0 (direct addressing) I=1(indirect addressing)	Description	RTL Notation
Memory Reference (Table 4)	AND	00 000001=01 10 000001=81	AND AC to memory word	$T_8 Y_0 : DR \leftarrow M[AR]$ $T_9 Y_0 : AC \leftarrow AC \wedge DR, SC \leftarrow 0$
	ADD	00 000010=02 10 000010=82	Add a memory word to AC	$T_8 Y_1 : DR \leftarrow M[AR]$ $T_9 Y_1 : AC \leftarrow AC + DR, SC \leftarrow 0$
	SUB	00 000011=03 10 000011=83	Subtract a memory word from AC	$T_8 Y_2 : DR \leftarrow M[AR]$ $T_9 Y_2 : AC \leftarrow AC - DR, SC \leftarrow 0$
	LDA	00 000100=04 10 000100=84	Load AC from a mm01y location	$T_8 Y_3 : DR \leftarrow M[AR]$ $T_9 Y_3 : AC \leftarrow DR, SC \leftarrow 0$
	STA	00 001000=08 10 001000=88	Store AC to a memory location	$T_8 :$ cycle not allocated to allow address to stabilize $T_9 Y_4 : M[AR] \leftarrow AC, SC \leftarrow 0$
	BUN	00 010000=10 10 010000=90	Branch unconditionally	$T_8 Y_5 : PC \leftarrow AR, SC \leftarrow 0$
	ISZ	00 100000=20 10 100000=A0	Increment counter of memory location and skip the following instruction if the incremented number is 0	$T_8 Y_6 : DR \leftarrow M[AR]$ $T_9 Y_6 : DR \leftarrow DR + 1$ $T_{10} Y_6 : M[AR] \leftarrow DR$ $T_{11} Y_6 : \text{if } (DR = 0) \text{ then } (\bar{S} : PC \leftarrow PC+1)$ $T_{12} Y_6 : \text{if } (DR = 0) \text{ then } (\bar{S} : PC \leftarrow PC+1), SC \leftarrow 0$
Register Reference (Table 3)	CLA	01 000001=41	Clear AC	$T_8 X_1 IR_0 : AC \leftarrow 0$
	CMA	01 000010=42	Complement AC	$T_8 X_1 IR_1 : AC \leftarrow \overline{AC}$
	ASL	01 000100=44	Arithmetic left shift AC	$T_8 X_1 IR_2 : AC \leftarrow \text{ashl } AC$
	ASR	01 001000=48	Arithmetic right shift AC	$T_8 X_1 IR_3 : AC \leftarrow \text{ashr } AC$
	INC	01 010000=50	Increment AC	$T_8 X_1 IR_4 : AC \leftarrow AC + 1$
	HLT	01 100000=60	Halt. A Stop bit is set to 1, which prevents PC from being incremented.	$T_8 X_1 IR_5 : S \leftarrow 1$

Control Signals Generated by CU

Memory
 $(\lambda_M(In, T))$

1. memwrite

CPU registers
 $(\lambda_R(In, T))$

1. AR_Load
 2. PC_Load
 3. PC_Inc
 4. DR_Load
 5. DR_Inc
 6. IR_Load
 7. AC_Clear
 8. AC_Load
 9. AC_Inc
 10. OUTD_Load

CPU ALU
 $(\lambda_{ALU}(In, T))$

1. ALU_Sel2
2. ALU_Sel1
3. ALU_Sel0

Bus (data mux)
 $(\lambda_{Bus}(In, T))$


1. BusSel2
2. BusSel1
3. BusSel0

Control Unit
 $(\delta(In, T))$

1. SC_Clear
2. Halt

Methods for equations' derivation:

1. Directly from
 - a) RTL table or ASM#2 chart
 - b) ASM#4 chart
2. By mapping ASM#4 to State Table



Description	Notation RTL
<u>Visualization</u>	$T_0: AR \leftarrow OUTA$ $T_1: OUTD \leftarrow M[AR]$
<u>Fetch</u>	$T_2: AR \leftarrow PC$ $T_2S: PC \leftarrow PC + 1$ $T_3: IR \leftarrow M[AR]$ T_4 - delay that allows the opcode to be decoded
If X_1 : register - reference instruction <u>execute</u> (Table 4)	$T_5X_1: SC \leftarrow 0$ CLA $T_5X_1IR_0: AC \leftarrow 0$ CMA $T_5X_1IR_1: AC \leftarrow \bar{AC}$ ASL $T_5X_1IR_2: AC \leftarrow ashl AC$ ASR $T_5X_1IR_3: AC \leftarrow ashr AC$ INC $T_5X_1IR_4: AC \leftarrow AC + 1$ HLT $T_5X_1IR_5: S \leftarrow 1$
If $(X_0 + X_2) = \overline{IR}_6$, memory - reference instruction <u>fetch operand</u>	$T_5IR'_6: AR \leftarrow PC$ $T_5IR'_6 S': PC \leftarrow PC + 1$ $T_6\overline{IR}'_6: AR \leftarrow M[AR]$
If indirect (X_2)	$T_7X_2: AR \leftarrow M[AR]$
memory - reference instruction <u>execute</u> (Table 3)	
AND	$T_8Y_0: DR \leftarrow M[AR]$ $T_9Y_0: AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	$T_8Y_1: DR \leftarrow M[AR]$ $T_9Y_1: AC \leftarrow AC + DR, SC \leftarrow 0$
SUB	$T_8Y_2: DR \leftarrow M[AR]$ $T_9Y_2: AC \leftarrow AC - DR, SC \leftarrow 0$
LDA	$T_8Y_3: DR \leftarrow M[AR]$ $T_9Y_3: AC \leftarrow DR, SC \leftarrow 0$
STA	$T_8: allow the address bus to stabilize$ $T_9Y_4: M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$T_8Y_5: PC \leftarrow AR, SC \leftarrow 0$
ISZ (assuming that the next instruction is a memory-reference instruction)	$T_8Y_6: DR \leftarrow M[AR]$ $T_9Y_6: DR \leftarrow DR + 1$ $T_{10}Y_6: M[AR] \leftarrow DR$ $T_{11}Y_6: \text{if } (DR = 0) \text{ then } (\bar{S}: PC \leftarrow PC + 1)$ $T_{12}Y_6: \text{if } (DR = 0) \text{ then } (\bar{S}: PC \leftarrow PC + 1), SC \leftarrow 0$

Equations Derivation Method 1a directly from RTL Table

$(\lambda_R(In, T))$ → ASM#5

Scan Table and find all the RTL statements in which

AR is loaded:

$$\text{AR_Load} = T_0 + T_2 + \overline{IR}_6' T_5 + T_6\overline{IR}'_6 + T_7X_2$$

PC is loaded:

$$\text{PC_Load} = \dots$$

PC is incremented:

$$\text{PC_Inc} = S' T_2 + S'\overline{IR}_6' T_5 + \dots$$

IR is loaded:

$$\text{IR_Load} = T_3$$



OUTD is loaded:

$$\text{OUTD_Load} = T_1$$

....

Equations Derivation Method 1b ASM



ASM #2 – RTL → → ASM #4 design



Equations Derivation Method 1b ASM

ASM#2 - RTL specification → → → **ASM#4 - design**

FETCH



```

Start
Sc ← 0

```

Equations Derivation (ASM#5) Method 1b

$\lambda_R(I_n, T)$

$$AR_Load = T_0 + T_2 + IR_6' T_5 + \dots$$

$$PC_Load = \dots$$

$$PC_Inc = S' T_2 + IR_6' T_5 + \dots$$

$$IR_Load = T_3$$

$$OUTD_Load = T_1$$

....

$\lambda_M(I_n, T)$

$$Memread = T_1 + T_3 + T_6 IR_6 + T_7 X_2 + \dots$$

...


$\lambda_{Bus}(I_n, T)$

$$BusSel2 = T_5 IR_6' S' + \dots$$

$$BusSel1 = T_5 IR_6' S' + \dots$$

$$BusSel0 =$$

directly from ASM#4
(signals)



RTL ASM → State Table → Equations


ASM#2 → ASM#4 → ASM#5

Equation Derivation (ASM#5)
Method 2a

Only when S=0
(System is not in Halt mode)

via state table from ASM#4 (signals)

when S=0
System is not in Halt mode



RTL
ASM#2

ASM#4 Signals ↗

Present State	CU Inputs	Micro-operation	CU	Outputs
Timing signal	Conditions	RTL	Bus Sel	Register Control Signals
T0		AR ← OUTA	110	AR_Load
T1		OUTD ← M[AR]	000	OUTD_Load Memread
T2	S	AR ← PC	010	AR_Load
T3		PC ← PC+1		PC_Inc
T4		IR ← M[AR]	000	IR_Load Memread
T5	IR6'	Delay for IR decoding		
IR6	IR0	AR ← PC	010	AR_Load
		PC ← PC+1		PC_Inc
	IR1	AC←0 (CLA)		AC_Clear
	IR2			
	IR4			AC_Inc
IR5				
T6				
T7	IR7			

Memory Control Signals

Present State	CU Inputs		Micro-operation	CU Outputs	
Timing signal	Conditions		RTL	Bus Sel	Register Control Signals
T0			$AR \leftarrow OUTA$	110	AR_Load
T1			$OUTD \leftarrow M[AR]$	000	OUTD_Load Memread
T2			$AR \leftarrow PC$	010	AR_Load
	S		$PC \leftarrow PC+1$		PC_Inc
T3			$IR \leftarrow M[AR]$	000	IR_Load Memread
T4			Delay for IR decoding		
T5	IR6'		$AR \leftarrow PC$	010	AR_Load
			$PC \leftarrow PC+1$		PC_Inc
	IR6	IR0	$AC \leftarrow 0$ (CLA)		AC_Clear
		IR1	$AC \leftarrow AC' (CMA)$		
		IR2			
		IR4			AC_Inc
		IR5			
T6					
T7	IR7				

Equations Derivation
(ASM#5) Method 2a

$(\lambda_M(In, T))$

Memwrite = ...

Memread = $T_1 + T_3 +$

ASM#5

RTL ASM → State Table → Equations
ASM#2 → ASM#4 → ASM#5

Registers Control Signals

Equations Derivation
(ASM#5) Method 2a

Present State	CU Inputs		Micro-operation	CU Outputs	
Timing signal	Conditions		RTL	Bus Sel	Register Control Signals
T0			$AR \leftarrow OUTA$	110	AR_Load
T1			$OUTD \leftarrow M[AR]$	000	OUTD_Load Memread
T2			$AR \leftarrow PC$	010	AR_Load
	S		$PC \leftarrow PC+1$		PC_Inc
T3			$IR \leftarrow M[AR]$	000	IR_Load Memread
T4			Delay for IR decoding		
T5	IR6'		$AR \leftarrow PC$	010	AR_Load
			$PC \leftarrow PC+1$		PC_Inc
	IR6	IR0	$AC \leftarrow 0 (CLA)$		AC_Clear
		IR1	$AC \leftarrow AC' (CMA)$		
		IR2			
		IR4			AC_Inc
		IR5			
T6					
T146	IR7				

$(\lambda_R(In, T))$

RTL ASM → State Table → Equations
 ASM#2 → ASM#4 → ASM#5

$$AR_Load = T_0 + T_2 + \overline{IR}_6 T_5 + \dots$$

$$PC_Load = \dots$$

$$PC_Inc = S T_2 + \overline{IR}_6 T_5 + \dots$$

$$DR_Load = \dots$$

$$DR_Inc = \dots$$

$$IR_Load = \dots$$

$$AC_Clear = T_5 X_1 IR_0$$

$$AC_Load = \dots$$

$$AC_Inc = \dots$$

$$OUTD_Load = T_1$$

Equations Derivation (ASM#5) Method

2a

Present State	CU Inputs		Micro-operation	CU Outputs	
Timing signal	Conditions		RTL	Bus Sel	Register Control Signals
T0			AR \leftarrow OUTA	110	AR_Load
T1			OUTD \leftarrow M[AR]	000	OUTD_Load Memread
T2			AR \leftarrow PC	010	AR_Load
S			PC \leftarrow PC+1		PC_Inc
			IR \leftarrow M[AR]	000	IR_Load Memread
T4			Delay for IR decoding		
T5	IR6'		AR \leftarrow PC	010	AR_Load
			PC \leftarrow PC+1		PC_Inc
	IR6	IR0	AC \leftarrow 0 (CLA)		AC_Clear
		IR1	AC \leftarrow AC' (CMA)		
		IR2			
		IR4			AC_Inc
		IR5			
T6					
T7	IR7				

RTL ASM \rightarrow State Table \rightarrow Equations
 ASM#2 \rightarrow ASM#4 \rightarrow ASM#5

State Table \rightarrow COMMON BUS SYSTEM CONTROL Signals $(\lambda_{\text{Bus}}(In, T))$

Circuit which writes on the bus	Control Conditions (In, T)	Bus	select	$= \lambda_{\text{Bus}}(In, T)$
		BusSel 2	BusSel 1	BusSel 0
Memory	T_1 T_3 $T_6 \text{ IR}_6$, $T_7 X_2$ $T_8 (Y_0 + Y_1 + Y_2 + Y_3 + Y_6)$	0	0	0
AR	$T_8 Y_5$	0	0	1
PC	T_2 $T_5 \text{ IR}_6$,	0	1	0
DR	$T_{10} Y_6$	0	1	1
IR	(never happens here)	1	0	0
AC	$T_9 Y_4$	1	0	1
OUTA	T_0	1	1	0
not used	(indifferent)	1	1	1

$$\text{BusSel}_0 = \dots$$

$$\text{BusSel}_1 =$$

$$\text{BusSel}_2 = T_9 Y_4 + T_0$$

ALU selection control signals

ALU operations table $(\lambda_{ALU}(In, T))$

Equations Derivation
(ASM#5) Method 2a

ALU Sel2 S2	ALU Sel1 S1	ALU Sel0 S0	Operation	Description
0	0	0	AC + DR	Addition
0	0	1	AC + DR' + 1	Subtraction: AC - DR
0	1	0	ashl AC	AC arithmetic left shift
0	1	1	ashr AC	AC arithmetic right shift
1	0	0	AC \wedge DR	logic AND
1	0	1	AC \vee DR	logic OR
1	1	0	DR	DR transfer
1	1	1	AC'	Complement AC

Symbol	RTL Notation	RRI Table 3
CLA	$T_5 X_1 IR_0 : AC \leftarrow 0$	
CMA	$T_5 X_1 IR_1 : AC \leftarrow \overline{AC}$	
ASL	$T_5 X_1 IR_2 : AC \leftarrow \text{ashl } AC$	
ASR	$T_5 X_1 IR_3 : AC \leftarrow \text{ashr } AC$	
INC	$T_5 X_1 IR_4 : AC \leftarrow AC + 1$	
HLT	$T_5 X_1 IR_5 : S \leftarrow 1$	

Symbol	RTL Notation	MRI Table 4
AND	$T_8 Y_0 : DR \leftarrow M[AR]$ $T_9 Y_0 : AC \leftarrow AC \wedge DR, SC \leftarrow 0$	
ADD	$T_8 Y_1 : DR \leftarrow M[AR]$ $T_9 Y_1 : AC \leftarrow AC + DR, SC \leftarrow 0$	
SUB	$T_8 Y_2 : DR \leftarrow M[AR]$ $T_9 Y_2 : AC \leftarrow AC - DR, SC \leftarrow 0$	
LDA	$T_8 Y_3 : DR \leftarrow M[AR]$ $T_9 Y_3 : AC \leftarrow DR, SC \leftarrow 0$	

$$ALU_Sel0 = S0 = T_9 Y_2 + T_5 X_1 IR_3 + \dots$$

$$ALU_Sel1 = S1 = \dots$$

$$ALU_Sel2 = S2 = \dots$$

RTL ASM → State Table → Equations

ASM#2 → ASM#4 → ASM#5

Data Exchange with ISRs

- Use global data
- May need to disable interrupts for critical regions of code using this data

Input-Output and Interrupt

