

L'Université canadienne Canada's university

CEG2136 Computer Architecture I Basic Computer Programming

Université d'Ottawa | University of Ottawa


Voicu Groza
SITE Hall, Room 5017
562 5800 ext. 2159
VGroza@uOttawa.ca


www.uOttawa.ca








Basic Computer Registers and Memory




















Memory 4096	words of 16 bits
Address HEX	Contents 15 210
000	
001	
002	
003	
004	
005	
807	
808	
809	
80A	
80B	
80C	
FFF	
A	vC
D.	R
	OUTR
	INPR



Basic Computer Instruction List (Hex)

In this chapter, we will use the same 25 instructions of the basic computer designed in Chapter 5.

the symbol *m* is used to used to denote the effective address,

the symbol *M* is used to refer to the memory word located at the effective address *m*.

Instruction word format:

(c) Input – output instruction

	15	14		12	11		0	
	I	C	рсо	de		Address		(Opcode = 000 through 110)
		(a)) Me	mory	– refe	erence instruction		
_	15			12	11		0	
	0	1	1	1		Register operation		(Opcode = 111, $I = 0$)
		(b)) Re	gister	– refe	erence instruction		
_	15			12	11		0	
	1	1	1	1		I/0 operation		(Opcode = 111, $I = 1$)

Cy goods ad	Hav	Description
Symbol	Hex	Description
	code	
AND	0 or 8	AND M to AC
ADD	1 or 9	Add M to AC, carry to E
LDA	2 or A	Load AC from M
STA	3 or B	Store AC in M
BUN	4 or C	Branch unconditionally to m
BSA	5 or D	Save return address in m and branch to m + 1
ISZ	6 or E	Increment M and skip if zero
CLA	7800	Clear AC
CLE	7400	Clear E
CMA	7200	Complement AC
CME	7100	Complement E
CIR	7080	Circulate right E and AC
CIL	7040	Circulate left E and AC
INC	7020	Increment AC,
SPA	7010	Skip if AC is positive
SNA	7008	Skip if AC is negative
SZA	7004	Skip if AC is zero
SZE	7002	Skip if E is zero
HLT	7001	Halt computer
INP	F800	Input information and clear flag
OUT	F400	Output information and clear flag
SKI	F200	Skip if input flag is on
SKO	F100	Skip if output flag is on
ION	F080	Turn interrupt on
IOF	F040	Turn interrupt off



Machine Language

- Computer programs may be written in several programming languages.
- These programming languages can be divided into :
 - 1. Machine language. It is a sequence of instructions and operands represented in a Binary, Octal or hexadecimal code reflecting the exact content of the computer memory.
 - 2. Assembly language (Symbolic code). A sequence of instructions where each instruction is represented with one or more symbolic codes. A compiler is then necessary to translate each instruction into one binary-coded instruction (in machine language) to be executed by the computer.
 - 3. High-level programming languages. These are programming languages in which each instruction may be translated by the compiler into a sequence of binary-coded instructions. C, Java, and Fortran, are examples of such a type of programming languages.



Program to Add Two Numbers

	Machine code				Symbolic program	Assembly Languages	
SS	Memory Content	Instr	SS	Instr.			
Addre	(Instruction binary	hex	dre	symbol	Comments	Instruction / Comments	
Ad	code)	code	Ad	opcode			
		 				ORG 0 /Origin of program is location 0	
000	0010 0000 0000 0100	2004	000	LDA 4	Load first operand into AC	LDA X /Load x from location X	AC ← M[4]
001	0001 0000 0000 0101	1005	001	ADD 5	Add second operand to AC	ADD Y /Add y from location Y	AC←AC+M[5]
002	0011 0000 0000 0110	3006	002	STA 6	Store sum in location 006	STA Z /Store z=x+y at Z	M[6] ← [AC]
003	0111 0000 0000 0001	7001	003	HLT	Halt computer	HLT /Halt computer	
004	0000 0000 0101 0011	0053	004	0053	First operand	X, DEC 83 /Decimal operand x=83	M[4]
005	1111 1111 1110 1001	FFE9	Q05	FFE9	Second operand (negative)	Y, DEC-23 /Decimal operand y ≠ 23	M[5]
006	0000 0000 0000 0000	0000	006	0	Store sum here	Z, DEC 0 / Sum z is stored here	M[6]
						END End of symbolic program	
Table	6.2	6.3			6.4	6.5	

In assembly language, a *label* is a *symbolic address* which represents a *physical* memory address: e.g., label X represents physical memory address X=0.04 which refers to the value x stored at memory location M[4], i.e., $M[X] = x \rightarrow M[4] = 83$



Rules of the Assembly Language

- Each line of an assembly program is arranged in three columns (fields): [label,] instruction [/comment]
- 1. The *label* field may be empty or may specify a symbolic address.
- 2. The *instruction* field specifies a machine instruction or a pseudo-instruction.
- 3. The *comment* field may be empty or may include a comment.
- A symbolic address, in the label field, consists of one letter followed by no, one, or two, alphanumeric characters.
- The instruction field specifies one of the following:
- A memory-reference instruction (MRI) consists of two or three symbols separated by spaces: opcode-symbol, symbolic-address and [I]
 - ☐ The opcode-symbol is a three-letter symbol defining an MRI operation code.
 - ☐ The second code is a symbolic address.
 - ☐ The third symbol is optional. If present, it is the letter "I".
- The presence of "I" in an MRI denotes an indirect address instruction, whereas its absence denotes a direct address instruction
- 2. A register-reference or input-output instruction (non-MRI)
- 3. A pseudo-instruction with or without an operand



Pseudo-instructions

- A pseudo-instruction is not a machine instruction, and hence is not translated into a machine-coded instruction by the assembler.
- A pseudo-instruction is rather an instruction that provides the assembler with some type of information about a particular instruction in the assembly code.
- We will assume that the assembler defined in this chapter supports the four pseudo-instructions listed in Table 32.

Table 32: Definitions of pseudo-instructions

Symbol Information for the assembler

- ORG N Hexadecimal number N is the memory location of the instruction or the operand listed in the following line.
 - It informs the assembler that the instruction or operand in the following line is placed in the memory location specified by the *hexadecimal* number following ORG.
 - ☐ It is possible to use ORG more than once in a program to specify more than one segment of memory.
- END Denotes the end of the symbolic program and it is placed to inform the assembler that the program is terminated
- DEC N Signed decimal number N to be converted to binary
- HEX N Signed hexadecimal number N to be converted to binary



Assembly Language Program to Subtract Two Numbers

- In order for a program to be executed by any computer it has to be converted into that computer's specific machine code by an appropriate compiler.
- An assembler is a compiler that translates each assembly instruction into its equivalent binary instruction.
- The translation of the assembly program for subtracting two numbers (presented in the previous example) into its equivalent machine code is shown in the following table.

	Assembly	y Language (source code)	Address	Content	
		,	(hex)	(hex)	time AC
	ORG 100	/Origin of program is location 100			
	LDA SUB	/Load subtrahend to AC	100	2107	0017
	CMA	/Complement AC	101	7200	FFE8
	INC	/Increment AC	102	7020	FFE9
	ADD MIN	/Add minuend to AC	103	1106	003C
	STA DIF	/Store difference	104	3108	003C
	HLT	/Halt computer	105	7001	003C
MIN,	DEC 83	/Minuend	106	0053	
SUB,	DEC 23	/Subtrahend	107	0017	
DIF,	HEX 0	/Difference stored here	108	0000	
	END	/End of symbolic program			
Table		6.8		6.9	



Compilation Passes

- The compilation of an assembly program into a machine code by the assembler is accomplished in two passes (program scans).
- During the first pass:
 - 1. a memory location (address) is assigned to each instruction and operand (ORG and END are not assigned any location as they are pseudo-instructions).
 - 2. an address symbol table defining the hexadecimal address value for each symbolic address is formed.
 - ☐ For instance, the address symbol table for the program of the previous example is as follows:

Address	symbol	Hexadecimal address
MIN	106	
SUB	107	
DIF	108	

- □ No instruction code is derived during the first pass.
- During the second pass of the assembly program:
 - ☐ The address symbol table formed in the first pass is used to determine the address value of each instruction.
 - ☐ The complete instruction code for each instruction is derived.
- Example: the instruction LDA SUB is translated during the second pass into a binary code by:
 - \square getting the hexadecimal opcode of the operation LDA from Table 31 \Rightarrow 2,
 - □ determining the hexadecimal value of the label SUB from the address symbol table formed during the first pass ⇒ 107, and
 - reset bit 15 of the instruction code to 0 since the instruction is a direct address MRI (letter "I" is missing)
 - ☐ The complete hexadecimal instruction code is then formed by "assembling" the above segments: 2107



Program Loops

A **loop** is a programming structure that is used to repeat a sequence of instructions (**loop body**) until a specified **condition** is met.

There are several types of loops

- 1. DO-WHILE Loop
- 2. WHILE Loop
- 3. FOR Loop



DO-WHILE Loop

DO

Loop body


ENDO

WHILE condition

The looping condition is tested after executing the loop body


 Loop body is executed at least once, no matter if the condition is met or not.

 Alternate names: exit-condition loop, exit-controlled loop, post-test loop.





Loops DO-WHILE in Assembly Language




Matrices



A 1-dimension matrix with nbr = 100 elements $(a_0, a_1, a_2, ... a_k, ... a_{99})$ is stored in the memory starting at address ADS=HEX150; this nbr constant is stored at memory location labeled NBR. Write a program to find the sum of these numbers and store it in memory at label SUM: $sum = \sum_{k=0}^{99} a_k$ Elements of matrices or series of numbers $(say a_0, a_1, a_2, ... a_k, ...)$ are stored at consecutive memory locations, starting with an initial address (say ads). In assembly language we do not use $(a_0, a_1, a_2, ... a_k, ...)$ – like in high level languages, but rather we refer to them by the contents of the corresponding memory locations where they are stored:

 $M[ads] = a_0$, $M[ads+1] = a_1$, $M[ads+2] = a_2$, ... $M[ads+k] = a_k$,

A **pointer** variable (say **pw**) is stored in memory at location labeled PTR and carries the **address** $\{(ads+k), k=0,1,2,...\}$ of the memory location where the element (a_k) that we currently refer to is stored and it goes through all values: $ptr = \{ads, ads+1, ads+2, ... ads+k, ...\}$. Again, the **pointer** carries at some moment the value ptr = ads+k = M[PTR], which is the address of the memory location M[ads+k] where the value of a_k is stored $a_k = M[ads+k]$.




DO-WHILE Program Loop



A 1-dimension matrix with nbr = 100 elements $(a_0, a_1, a_2, ... a_k, ... a_{99})$ is stored in the memory starting at address ADS=HEX150; this nbr constant is stored at memory location labeled NBR. Write a program to find the sum of these numbers and store it in memory at label SUM: $sum = \sum_{k=0}^{99} a_k$

Loops are used to implement iterative processes. The indirect addressing mode was actually conceived to handle elements of matrices or series of numbers (say a_0 , a_1 , a_2 ,... a_k , ...) which are stored at consecutive memory locations, starting with an initial address (say *ads*). The current iteration of a loop may deal with an element $a_k = M[ADS+k]$ whose address ADS+k is given by the **pointer** *ptr* stored at a memory location with **label PTR**, ptr = ads + k = M[PTR]

So, $a_k = M[ads+k] = M[M[PTR]]$ which we call indirect addressing mode, as in: LDA PTR I. The benefit is that by incrementing the <u>contents of PTR</u> (i.e. <u>ptr</u>), we advance to the address where the next element a_{k+1} is stored, but still the instruction we use for it is LDA PTR I (which implements AC \leftarrow M[M[PTR]]) and we do not need to change the instruction in the loop, but only the pointer...



```
M[PTR] := M[ADS] = 150<sub>16</sub>
M[CTR] := M[NBR] = -100<sub>10</sub>
AC := 0 (i.e., sum := 0)

AC := AC + M[M[PTR]]
i.e., sum := sum + M(ptr)

M[PTR] := M[PTR] + 1
M[CTR] := M[CTR] + 1


no

M[CTR] = 0

yes

STOP
```

ptr = M[PTR]; ads = M[ADS]; ctr = M[CTR]; nbr = M[NBR]; sum calculated in AC






WHILE-DO Loop

WHILE condition


DO

Loop body

ENDO



- The looping condition is tested before executing the loop body
- Loop body is executed if the condition is met and terminates otherwise; subsequently, if no needed, the body might not be executed at all.
- Alternate names: entry-condition loop, entry-controlled loop, pre-test loop.





Programming Arithmetic and Logic Operations

- Operations not included in the set of machine instructions must be implemented by a program.
- Operations that can be performed with one machine instruction are said to be implemented by hardware.
- Operations that are performed through a program (set of instructions) are said to be implemented by software.
- Hardware implementation is more costly than software implementation but leads to a faster execution of operations.



Double-Precision Addition

- An assembly program to add two double-precision numbers is shown
- The little-endian approach is used


BH, -


	LDA AL	/Load A low
	ADD BL	/ Add B low, carry in E
	STA CL	/Store in C low
	CLA	/Clear AC
	CIL	/Circulate to bring carry from E to AC(0)
	ADD AH	/ Add A high and carry
	ADD BH	/Add B high
	STA CH	/Store in C high
	HLT	
AL,	_	/Location of operands
AH,	_	
BL,	_	

Table 6.15

- To increase the accuracy of an operation, operands may be stored in two or more memory words rather than only one.
- A number stored in two memory words is said to have double precision.

1		nave acabic	Μ	100131011.					
	31	1	6	15	210				
		AH		AL					
		ВН		BL					
		CH		CL					
•		16 15		2 1 0					
				2 1 0					







																																						ju	Hawa
Ţ																			χ				X			γ	1		=				P				■ 4 ■	_	
E	AC ₁₅	AC ₁₄	AC ₁₃	AC ₁₂	AC ₁₁	AC ₁₀	AC ₁	AC	aAC)	AC	aAC;	AC,	AC ₃	AC ₂	AC ₁	AC	Χγ	X ₈)	K ₅ X	4X3	X ₂	X ₁ X	d	ήY	Y5	Y ₄ Y	3 Y2	Y ₁ Y	P	y Pe	P ₅	P4	P ₃ F	P ₂ P ₁	Po	M	ulti	pl	ication
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	_1.	ø	Ō	0 0	1	1	T	+	0 0	0	0 1	0	1 1	0	0	0	0	0	0 0	0	AC <-Y		LDA Y	/Load multiplier
1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	Ó	0	0-0	1	+	111	JΙ		Ш		1		<u> </u>	\perp		Ш	0	0 0	0	CIR Y <-AC	CHECK Y	CIR STA Y	/transfer multiplier bit to E /Store shifted multiplier
1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1,	0	0	0 0	1	1	1 1		0 0	0	0 0	1	0 1	4	0	0	0	0	0 0	0	AC <-X			/Load multiplicand
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	٥	0	0 0	1	1	1 1		0 0	0	0 0	1	0 1		0	0	0	1	1 1	1	p <-p+X E <-0	ADD X		/Add to partial product /Store partial product /Clear E
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	3	0	0	0 0	1	1	1 1	Ш	0 0	0	0 0	1	0 1	1 0	0	0	0	1	1 1	1	AC <- X	SHIFT X	LDA X	/Load multiplicand
0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0 1	1	1	1 (Щ	0 0	0	0 0	1	0 1	1 0	0	0	0	1	1 1	1	CIL		CIL	/Shift left
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	ø	0	0 1	1	1	1 (0 0	0	0 0	1	0 1	1 0	0	0	0	1	1 1	1	AC <-Y	Į	LDA Y	/Load multiplier
1	•	0	0	0	0	0	0	0		0	0	0	0	0	1	0,	Φ.	0	0 1	1	1	1 1	+	0	0	0 0	0	1 0	0	0	0	0	1	1 1	1	CIR Y <-AC	CHECK Y	CIR STA Y	/transfer multiplier bit to E /Store shifted multiplier
1	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	*	0	0 1	1	1	1 0	1	0 0	0	0 0	0	1 0	4 0	0	0	0	1	1 1	1	AC <-X		LDA X	/Load multiplicand
0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	1	10	0	0.1	1	1	1 (0 0	0	0 0	0	1 0	0	0	1	0	1	1 0		P <-P+X E <-0	ADD X		/Add to partial product /Store partial product /Clear E
0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	٥	0	0 1	1	1	1 0		0 0	0	0 0	0	1 0	0	0	1	0	1	1 0	1	AC <- X	SHIFT X	LDA X	/Load multiplicand
0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	1 1	1	1	0 0		0 0	0	0 0	0	1 0	0	0	1	0	1	1 0	1	CIL		CIL	/Shift left
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	_0	40	Ó	1 1	1	1	Ōτ	1	0 0	0	0 0	0	1 0	0 0	0	1	0	1	1 0	1	AC <-Y		LDA Y	/Load multiplier
•	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	\$	Ò	1-4	1	+	σ	1	0	0	0 0	0	0 1	1 0	0	1	0	1	1 0	1	CIR Y <-AC	CHECK Y	CIR STA Y	/transfer multiplier bit to E /Store shifted multiplier
0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	٥	0	0	1 1	1	1	0 0	П	0 0	0	0 0	0	0 1	1 0	0	1	0	1	1 0	1	AC <- X	SHIFT X only	LDA X	/Load multiplicand
0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0.	О	1	1 1	1	0	0 0		0 0	0	0 0	0	0 1	1 0	0	1	0	1	1 0	1	CIL	NO ADD	CIL	/Shift left
П	0	0	0	0	0	0	0	0	0	0	0	0	0	Ь	٥	-1	М	1	1 1	1	0	O C	1	0 0	0	0 0	0	0 1	1 0	0	1	0	1	1 0	1	AC <-Y		LDA Y	/Load multiplier
+	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ı	II I	1	1	1	0	0 0	7	0 0	0	0 0	0	0 0	0	0	1	0	1	1 0		CIR Y <-AC	CHECK Y	II .	/transfer multiplier bit to E /Store shifted multiplier
П	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	ŧ	1	1 1	1	0	0 0	1	0 0	0	0 0	0	0 0	<u> </u>	0	1	0	1	1 0	1	AC <-X		LDA X	/Load multiplicand
	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	1	0	1	1 1	1	0	0 0		0 0	0	0 0	10	0 0	1	0	1	0	0	1 0	1	P <-P+X E <-0	ADD X		/Add to partial product /Store partial product /Clear E
H	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	1	1 1	1	0	0 0		0 0	0	0 0	0	0 0	1	0	1	0	0	1 0	_	AC <- X	SHIFT X	-	/Load multiplicand
H	0	0	0	0	0	0	0	-	-	₩	1	1	0	0	_	0		1	1 1	0	0	0 0		_	-	_	0	_		_	_	-	_	_	_	CIL	!	CIL	/Shift left
																			_			_	Ш	_				_	Ш	_	_		_	_	_			Ш	



Logic Operations

- A logic operation can also be implemented in SW in case it is not supported directly by the ALU.
- The basic computer's ALU does not have a HW implementation for an OR operation, but does have a HW implementation for AND and NOT operations.
- Since $x \lor y = (x' \land y')$ ' (De Morgan theorem), the OR operation can be supported through a SW implementation. A symbolic program to this is shown below.

```
/Load first operand x, stored at address A (AC\leftarrowM[A] = x)
    LDA A
                    /Complement to get x'
    CMA
                    /Store x' in a temporary location
    STA TMP
    LDA B
                    /Load second operand y, stored at address B (AC\leftarrowM[B] = y)
                    /Complement to get y'
    CMA
    AND TMP
                    /Add with y' to get (x' \land y')
                    /Complement to get (x' \land y')' = (x \lor y)
    CMA
    ORG FF0
                    / first operand x
A, x
                    / second operand y
B, y
                                                                              22
TMP,
```



Shift Operations

- The basic computer has a HW implementation for a circular shift.
- A logic shift right operation can then be accomplished in SW by the following instructions:

CLE

CIR

A logic shift left operation can be accomplished in SW by the following instructions:

CLE

CIL

The arithmetic shift right operation can be accomplished in SW by the following symbolic program:

CLE /Clear E to 0

SPA /Skip if AC > 0; E remains 0

CME /AC < 0; set E to 1

CIR /Circulate E and AC




How ...

1. ... DOES A SUBROUTINE WORK?

2. ... TO DEFINE IT?


3. ... TO USE IT?






HOW DOES IT WORK?

- A subroutine is a program module that is independent of the main program
- To use it, the main program transfers control to the subroutine
- The subroutine performs its function and then returns control to the main program





MAIN CALLS SUBROUTINE






SUBROUTINE RETURNS TO MAIN

RAM

Subroutine
080B ...
080C BUN_{indirect}808
080D

AC
DR
TR
PC = 080D

3. $PC \leftarrow [m(m(808))]$ PC=0805



SUBROUTINES



(b) Memory and PC after execution


BSA: Branch and Save Return Address

The BSA instruction

1. stores the return address (i.e., the address of the instruction to be run after the subroutine is executed, 21 in our example; this address is already prepared in PC) into the memory location specified by its effective address (135).


a) Memory, PC, and AR at time T₄

2. branches to the first instruction of the *subroutine* which is stored in the memory at the next address (136) after the stored return address.



 $D_5T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1$


 $D_5T_5: PC \leftarrow AR, SC \leftarrow 0$





Parameter Passing

- Data passed between subroutine and calling code
 - □ Data is passed to the subroutine
- A number of approaches can be used for passing parameters






PARAMETER PASSING

- CALL-BY-VALUE: MAIN gives the SUBROUTINE copies of the data values, such that it cannot change the originals
- CALL-BY-REFERENCE: MAIN gives the reference to the **original** values (their address) => if something goes wrong, one can loose data
- In both techniques, parameters (data or their references) are passed using:
 - Microprocessor's Registers
 - ☐The Stack
 - ☐ Global Data Areas (Dedicated memory)



PARAMETERS PASSING





Parameter Passing - Registers

- Using registers
 - Parameters are placed in predetermined register locations
 - ☐ Simple, efficient and fast
 - □ Number of parameters is limited by the number of "free" registers
 - ☐ General (data in memory not affected)
 - ☐ But only a few registers available (AC, E)



Parameter Passing - Global Data Areas

- A series of (predetermined) memory locations are used to hold the parameters
- Simple, but added overhead due to memory operations
- Possible to pass many parameters
- Can be reached from any part of the program
- May be difficult to find offending code when bug is detected
- Increases coupling between modules
- Passing addresses to global data is common



CALL-BY-VALUE

Operation:

- Before giving control to the SUBROUTINE (SUB), MAIN places data to be processed by SUB in registers (e.g., AC) or in memory and then executes BSA SUB
- SUB processes data and before returning control to MAIN, places the results into the microprocessor registers or memory and then executes BUN SUB I

It's the most popular solution for a small number of parameters



Example Subroutine

- Calling a subroutine within a program is accomplished through the "BSA" instruction.
- To illustrate the use of the "BSA" instruction in this context, subroutine SH4 that multiplies the content of AC by 16 (by logic shift AC four bits to the left) is shown in the following.
- The subroutine is called twice in the program. Once in line $(101)_{16}$ and once in line $(104)_{16}$.
- When the first "BSA" instruction is executed to call subroutine SH4, the control unit stores the return address 102 into the location address symbolically defined by SH4 (i.e., SH4 = (109)₁₆).
- It also stores the value SH4+1 (= $(10A)_{16}$) into the program counter *PC* to start executing the subroutine.
- The last subroutine instruction in location $(10F)_{16}$ (called the subroutine **return** instruction) makes an indirect unconditional branching back to location (102)16.
- The "BSA" is referred to as the subroutine call instruction.

SUBROUTINE Example




_	h	ما	6	4	6
a	D I	le	6.		O

Subroutine SH4

		ORG 100	/Main program
100		LDAX	/Load X
101		BSASH4	/Branch to subroutine
102		STAX	/Store shifted number
103		LDAY	/Load Y
104		BSA \$H4	/Branch to subroutine again
105		STA Y	/Store shifted number
106		HLT \\	
107	Χ,	HEX 1234	
108	Y,	HEX 4321	
			/Subroutine to shift left 4 times
109	SH4,	HEX 0	/Subroutine to shift left 4 times /Store return address here
109 10A		HEX 0 CIL	
			/Store return address here
10A		CIL	/Store return address here /Circulate left once
10A 10B		CIL CIL	/Store return address here /Circulate left once /Circulate left second time —
10A 10B 10C		CIL CIL CIL CIL	/Store return address here /Circulate left once /Circulate left second time — /Circulate left third time
10A 10B 10C 10D		CIL CIL CIL CIL AND MSK	/Store return address here /Circulate left once /Circulate left second time — /Circulate left third time — /Circulate left fourth time
10A 10B 10C 10D 10B 10F		CIL CIL CIL CIL AND MSK BUN SH4 I	/Store return address here /Circulate left once /Circulate left second time /Circulate left third time /Circulate left fourth time /Set AC (3-0) to zero
10A 10B 10C 10D 10B 10F		CIL CIL CIL CIL AND MSK BUN SH4 I	/Store return address here /Circulate left once /Circulate left second time /Circulate left third time /Circulate left fourth time /Set AC (3-0) to zero /Return to main program

Call-by-value

- Parameters passed /registers
 - MAIN loads the number to be shifted in AC
 - Subroutine SH4 returns the shifted number in AC
- Subroutine SH4 multiplies
 AC by 2⁴, i.e. logically shifts
 AC 4 times to the left
- MAIN calls SUB twice to multiply by 16 numbers X & Y





Parameter Linkage

Table 6.17

Subroutine OR performs logic OR between 2 operands

$$Y = W \lor X = \overline{\overline{W} \cdot \overline{X}}$$

Call-by-value

1st operand (X) passed

→ registers (AC)

2nd operand (W) passed

→ memory = the location following the BSA instruction!


\mathbf{H}	aut		Table 0.17
		ORG 200	
200	,	LDA X	/Load first operand into AC
201		BSA OR	/Branch to subroutine OR
202	W,	HEX 3AF6	/Second operand stored here
203		STAY	/Subroutine returns here
204		HLT	
20,5	Χ,	HEX 7B95	/First operand stored here
206	Y,	HEX 0	/Result stored here
207	OR,	HEX 0	/Subroutine OR
208		CMA	/Complement first operand X
209		STA TMP	/Store in temporary location
20A		LDA OR I	/Load second operand W
20B		CMA	/Complement second operand W'
20C		AND TMP	/AND complemented first operand
200		CMA	/Complement again to get OR
20E		ISZ OR	/Increment to get return address
20F		BUN OR I	/Return to main program
210	TMP,	HEX 0	/Temporary storage
		END	37



CALL-BY-REFERENCE

□Pointer to memory

- Pass the address of the parameters in memory to the subroutine by
 - □ a register or
 - ☐ memory = global variable or parameter linkage
- More complex, extra overhead for use of the pointer






Synchronizing CPU & I/O Interface

- Hardware provides an interface to the I/O device. Contains:
 - □ data register (for data transfer)
 - □status register
 - □ control register

SW Polling

- ☐ CPU monitors the status register
- ☐ When data is ready, CPU reads or writes from/to the data register



 $D_7IT_3 = p$ (common to all input-output instructions)


 $IR(i) = B_i$ [bit in IR(6-11) that specifies the instruction]

	<i>p</i> :	<i>SC</i> ←0
INP	pB_{11} :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	pB_{10} :	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	pB_9 :	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$
SKO	pB_8 :	If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$
ION	pB_7 :	IEN ←1
IOF	pB_6 :	$IEN \leftarrow 0$

Clear SC
Input character
Output character
Skip on input flag
Skip on output flag
Interrupt enable on
Interrupt enable off

a UOttawa

Basic Computer I/O





42




Table (a) lists the instructions needed to input a character, print it, and then store it in memory.

Table (b) lists the instructions needed to print a character initially stored in memory.

(a) Input a character & store it at M[CHR]:

CIF, SKI /Check input flag

BUN CIF /Flag=0, branch to check again-

INP /Flag=1, input character

OUT /Print character

STA CHR /Store character

HLT

CHR, - /Store character here

(b) Output one character from M[CHR]:

LDA CHR /Load character into AC


COF, SKO /Check output flag

BUN COF /Flag=0, branch to check again

OUT /Flag= 1, /output character

HLT

CHR, HEX 0057 /Character is "W"





Character Manipulation

Table 6.20

IN2,	_	/ Subroutine entry
FST	SKI	
	BUN FST	
	INP	/ Input 1'st character & reset FGI
	OUT	
	BSA SH4	/ Shift left four times
	BSA SH4	/ Shift left four more times
SCD,	SKI	
	BUN SCD	
	INP	/ Input second character & reset FGI
	OUT	
	BUN IN2 I	/ Return

Table 6.21 LDA ADS /Load first address of buffer

STA PTR /Initialize pointer

LOP, BSA IN2 /Go to subroutine IN2 (Table 6-20)

STA PTR I /Store double character word in buffer

ISZ PTR /Increment pointer

BUN LOP /Branch to input more characters

HLT

ADS, HEX 500 /First address of buffer

PTR, HEX 0 /Location for pointer


SUBROUTINE IN2 inputs 2 bytes from INPR (say ASCII characters) and packs them into one 16-bit word in AC to be returned to the calling program (call-by-value / register).

PROGRAM that uses subroutine IN2 to input a stream of characters from the keyboard, pack every 2 characters in one word, and store them in a buffer starting from address (500)₁₆ of the memory. No counter is used in the program, so characters will be read as long as they are available or until the buffer reaches location 0 (after location FFF)



Asynchronous Interrupt - CPU Timing

Interrupts can occur at any time during an instruction cycle






Interrupt System Specification


- Allow for asynchronous events to occur and be recognized.
- Wait for the current instruction to finish before servicing an interrupt.
- Service interrupt with a sub-routine (ISR) and returns to interrupted code.
- Enabling and disabling interrupts (IEN)
- Multiple (here 2: FGO, FGI) sources of interrupts □ Simultaneous interrupts.





- Use a flip-flop (R) to catch IRQ (FGI, FGO)
 - Multiple device interrupt lines (FGI, FGO) can be OR-wired together
 - CPU waits until the current instruction is executed and then can process interrupt
- Can enable/disable interrupt using enable-disable flip-flop (IEN)
 - When interrupt is acknowledged by CPU HW, interrupts are disabled (IEN←0) for the duration of interrupt servicing
- The source of interrupt is determined by FGI or FGO → the Interrupt Service Routine (ISR) has to check which I/O device generated the IRQ
- At the end of ISR
 - □ ION is executed to re-arm the interrupt system: IEN←1
 - □ BUN 0 I (i.e., BUN_{indirect}0) is executed to return to the interrupted program



Internal CPU Interrupt Hardware










Interrupt Service Cycle



- 1. → Save the PC (address of the next) 255 instruction) at the PC = 256 address 0.
- 2. → BUN directly to the ISR address F20 corresponding to the interrupt.
- 3. Execute the Interrupt Service Routine (ISR).
- 4. → Restart the interrupted (main) program with BUN indirectly to address 0.



(a) Before interrupt



Interrupt Service Routine

facility back ON (arm) just before the end

of the service routine. This is done in SW

by including the instruction "ION".

An example of a program that services an $000 ZRO, \rightarrow$ / Return address stored here ASCII Character I/O interrupt is listed next. 001 **BUN SRV** /Branch to service routine Location 0 is reserved for the return address. / Portion of running program 100 CLA Here, Location 1 contains a direct 101 ION / Turn on interrupt facility unconditional branching to the interrupt service routine (ISR) SRV 102 LDA X 103 The **running program** starts at location ADD Y / Interrupt occurs here (100)₁₆ of the memory. ✓ Program returns here after 104 STA Z interrupt **ISR** (interrupt service routine = SRV) starts at location (200)₁₆ of the memory. / ISR The running program contains an "IÓN" instruction at the beginning of the program 200 SRV, to turn the interrupt facility on. The interrupt system is turned OFF ION / Turn interrupt on BUN ZRO I / Return from ISR to running (disarmed) in <u>hardware</u> by the interrupt (micro-operation RT₂: IEN \leftarrow 0) just before program the execution of the ISR. **END** Thus, it is important to turn the interrupt

Table 6.23

ISR

The service routine (ISR) must contain instructions to perform the following tasks:

- Save the contents of processor registers (AC and E in this basic computer)
- 2. Check which input-output flag is set (FGI, FGO)
- 3. Service the device whose flag is set
- Restore the contents of processor registers
- 5. Turn ON the interrupt facility
- 6. Return to the running program


	Ω	ZRO,		/ Return address stored here
ŀ	000	۷۱۲۰,	BUN SRV	/ Branch to service routine
	001		DON SIXV	/ Dianch to service routine
	100		CLA	/Dortion of running program
	100		CLA	/Portion of running program
	101		ION	/ Turn on interrupt facility
	102		LDA X	/ 1-4
	103			/ Interrupt occurs here
	104		STA Z	/ Program returns here after intr
	•••••	•••••	•••••	/ Interrupt service routine
	200	SRV,		/ Store content of AC
			CIR	/ Move E into AC(15)
			STA SE	/ Store content of E
			SKI	/ Check input flag 2
			BUN NXT	/ If flag is OFF, check next flag
			INP	/ Flag ON, input char & reset FGI
			OUT	/ Print character
			STA PT1 I	/ Store it in input buffer
			ISZ PT1	/ Increment input pointer
		NXT,	SKO	/ Check output flag
			BUN EXT	/ Flag is OFF, exit
			LDA PT2 I	/ Load char from output buffer
			OUT	/ Output character
			ISZ PT2	/ Increment output pointer
		EXT,	LDA SE	/ Restore value of AC(15)
				/ Shift it to E
			LDA SAC	/ Restore content of AC
				/ Turn interrupt on 5
			BUN ZRO I	/ Return from ISR to run'g prog 6
		SAC,		/ AC is stored here
		SE,		/ E is stored here
		PT1,		/ Pointer of input buffer
		PT2,		/ Pointer of output buffer 51


Table 6.23



Data Exchange with ISRs

- Use global data
- May need to disable interrupts for critical regions of code using this data





Computer Instruction



0	mem	MRI Direct Addr.	MRI Indirect Addr.	X	X	X	Memory		Α	D	D	R	Ε	S	S			
1	reg	RRI IOI		1	1	1			С	0	d	е		Ext	ens	ion		
D_7	Instr.	Addressing Mode		op	CO	de												
/	Dec	$I_{15} = 0$ $I_{15} = 1$		_	_	<i>I</i> ₁₂	I ₁₁	I ₁₀	I_9	I_8	I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0
		MRI Direct Addr. MRI Indirect Addr.					Memory				Α	D	D	R	Е	S	S	
	D_{o}	AND =\$0addr	$AND_i = \$8(addr)$	0	0	0	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR_6	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR_0
	D_1	ADD =\$1addr	$ADD_i = \$9(addr)$	0	0	1	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
	D_2	LDA =\$2addr	$LDA_i = A(addr)$	0	1	0	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
$D_7 = 0$	D_3	STA =\$3addr	$STA_i = B(addr)$	0	1	1	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
mem	$D_{\scriptscriptstyle \mathcal{A}}$	BUN =\$4addr	$BUN_i = C(addr)$	1	0	0	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
	D_5	BSA =\$5addr	$BSA_i = D(addr)$	1	0	1	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR ₃	AR ₂	AR ₁	AR ₀
	D_6	ISZ =\$6addr	$ISZ_i = \$E(addr)$	1	1	0	AR ₁₁	AR ₁₀	AR ₉	AR ₈	AR ₇	AR ₆	AR ₅	AR ₄	AR_3	AR ₂	AR ₁	AR ₀
		RRI	IOI	1	1	1			С	0	d	е		Ext	ens	ion		
	D_7	CLA =\$ 7 800	INP = \$F800	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	D_7	CLE =\$ 7 400	OUT = F400	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
	D_7	CMA =\$ 7 200	SKI = F200	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0
	D_7	CME =\$ 7 100	SKO = \$F100	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0
	D_7	CIR =\$ 7 080	ION = F080	1	1	1	0	0	0	0	1	0	0	0	0	0	0	0
$D_7=1$	D_7	CIL =\$7040	IOF = F040	1	1	1	0	0	0	0	0	1	0	0	0	0	0	0
reg	D_7	INC =\$7020	n/a	1	1	1	0	0	0	0	0	0	1	0	0	0	0	0
	\overline{D}_7	SPA =\$7010	n/a	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0
	D_7	SNA =\$7008	n/a	1	1	1	0	0	0	0	0	0	0	0	1	0	0	0
	D_7	SZA =\$7004	n/a	1	1	1	0	0	0	0	0	0	0	0	0	1	0	0
	\overrightarrow{D}_7	SZE = \$7002	n/a	1	1	1	0	0	0	0	0	0	0	0	0	0	1	0
	D_7	HLT =\$7001	n/a	1	1	1	0	0	0	0	0	0	0	0	0	0	0	1

Binary encoding

One-hot (bit-per-state) encoding "addr" = 12 bit address of the operand "(addr)" = address of the operand address 48