


Sub-module: Summary

Name	Description	Value
Total Instructions	number of all instructions	16,674,774,724
Compute Instructions	number of compute instructions	14,126,887,524
Memory Instructions	number of memory instructions	2,547,887,200
Total Cycles	cycles use by kernel	9,488,884.25(Kcycles)
Memory Access per Second	memory access per second	273,199.36(MB/s)
Average AP busy cycles	Average busy cycles per AP	523,896,518.0
AP busy Duty	average AP busy duty of total cycles	5.52%
Compute Instructions busy Duty	Compute Instructions busy duty of total AP cycles	17.36%

Name: RoofLine

Description:



Sub-module: CE Statistics


Name	Description	Value
WORKGROUPS	ce send workgroup	13,261,557.0
WAVES	ce send waves	27,175,662.0

Average Wave life cycles	average life cycles per wave from start to end	24,550.86
--------------------------	--	-----------

Sub-module: ISU Statistics


Name: Compute Instructions Cycles Rate

Description: rate between compute instructions cycles




Name: DPC Computing cycles comparison

Description: Comparison on AP computing cycles




Name: ISU stall cycles layout

Description: ISU stall cycles layout



Name: Instructions Comparison

Description: Comparison between all instructions




Sub-module: Memory Statistics

Name	Description	Value
------	-------------	-------

Global Read Instructions	Number of global read instructions in all APs	549,846,868
Global Write Instructions	Number of global write instructions in all APs	58,125,382
Global Atomic Instructions	Number of global atomic instructions in all APs	117,889,706.62
Private Read Instructions	Number of private read instructions in all APs	0
Private Write Instructions	Number of private write instructions in all APs	0
Constant Read Instructions	Number of smem instructions in all APs	204,794,365
Constant Read SL1 Instructions	Num of LDU instructions in all SL1s	204,937,561
Constant Read L2 Instructions	Num of SL1 data miss requests	1,669,251
Constant SL1 Hit Rate	Total LDU instructions hit rate in all SL1s	99.31%
VL1 Read Instructions	total read instructions in all VL1s	550,936,423
VL1 Write Instructions	total write instructions in all VL1s	59,166,948
VL1 Atomic Instructions	total atomic instructions in all VL1s	117,889,705.58
VL1 Hit Rate	hit rate of all instructions in all VL1s	84.66%
L2C Read Instructions	total read instructions in all L2Cs	5,750,265,312
L2C Write Instructions	total write instructions in all L2Cs	658,355,392
L2C Atomic Instructions	total atomic instructions in all L2Cs	234,880,000.0
L2C Hit Rate	hit rate of all instructions in all L2Cs	79.73%
Total Atomic Instructions	total atomic instructions in memory access, include global atomic and shared memory atomic	595,310.11
Dnoc Read Req	number of dnoc read requests	1,011,569,216.0
Dnoc Write Req	number of dnoc write requests	320,735,136.0
Global Memory Read bytes	bytes read from global memory	125,704,748,032.0byte
Global Memory Write bytes	bytes write from global memory	41,051,682,816.0byte
Dnoc Read Average Latency	average latency of dnoc read request	263.96


Name: Memory Data Flow Chart

Description:




Name: Dnoc Read Latency Histogram

Description: histogram of dnoc read latency



Name: VL1 partition stall cycles layout

Description: VL1 partition access stall cycles layout



Sub-module: Workgroup Memory

Name	Description	Value
load instructions	number of total workgroup memory load instructions	1,422,931,426.03
store instructions	number of total workgroup memory write instructions	189,138,283.65
atomic instructions	number of total workgroup memory atomic instructions	537,378.01
total instructions	number of total workgroup memory instructions	1,616,972,176.30
average latency per load instruction	average latency per WG-load from issue to mem-ops done	95.01
average latency per store instruction	average latency per WG-store from issue to memops done	0.03
average latency per atomic instruction	average latency per WG-atom from issue to memops done	103.71
average latency of all stages per instruction	average latency of all WG-inst from issue to memops done	101.44
average cycles per load instruction	average cycles per WG-load when issuing (with bank conflict)	8.01
average cycles per store instruction	average cycles per WG-store when issuing (with bank conflict)	7.56
average cycles per atomic instruction	average cycles per WG-atom when issuing (with bank conflict)	0.02

average conflict cycles per instruction	average conflict cycles per WG-inst when bank conflict happens	3.49
average cycles per instruction	average cycles per WG-inst when issuing (with bank conflict)	7.93
shared memory access efficiency	Proportion of NON-CONFLICT access	56.00%

Sub-module: Occupancy

Name	Description	Value
Achieved waves	number of achieved waves	27,175,662.0
Dispatched waves	number of dispatched waves	27,175,656.0

Sub-module: GPU Throughput Statistics

Name	Description	Value
AP active cycles	number of wave instruction cycles executed on the AP	54,330,636,738.86
AP MTE Duty ratio	MTE Duty ratio relative to AP active	0.74%
AP STE Duty ratio	STE Duty ratio relative to AP active	0.00%
AP MMA Duty ratio	MMA Duty ratio relative to AP active	0.01%
VLS Duty ratio	VLS Duty ratio relative to AP active	0.0%
L2C Duty ratio	L2C Duty ratio relative to L2C active	2.18%

Sub-module: Compute workload

Name	Description	Value
instruction per cycle	The number of instructions per busy cycle across all sub-unit instances	31.83
instruction throughput	The percent of achieved instructions and theoretical instructions during all busy cycles	0.31
instruction throughput efficiency	The percentage of the maximum instruction throughput achieved during all busy cycles	7.65%

Sub-module: Instruction Statistics

Name	Description	Value
instruction number	The total number of instructions	16,674,774,725.18
instructions per AP	The number of instructions per PEU	160,334,372.36