


Sub-module: Summary

Name	Description	Value
Total Instructions	number of all instructions	3,960,407,649
Compute Instructions	number of compute instructions	3,550,787,321
Memory Instructions	number of memory instructions	409,620,328
Total Cycles	cycles use by kernel	9,189,406.60(Kcycles)
Memory Access per Second	memory access per second	348,529.79(MB/s)
Average AP busy cycles	Average busy cycles per AP	87,750,617.0
AP busy Duty	average AP busy duty of total cycles	0.95%
Compute Instructions busy Duty	Compute Instructions busy duty of total AP cycles	22.99%

Name: RoofLine

Description:



Sub-module: CE Statistics


Name	Description	Value
WORKGROUPS	ce send workgroup	3,014,686.0
WAVES	ce send waves	6,396,726.0

Average Wave life cycles	average life cycles per wave from start to end	15,463.78
--------------------------	--	-----------

Sub-module: ISU Statistics


Name: Compute Instructions Cycles Rate

Description: rate between compute instructions cycles




Name: DPC Computing cycles comparison

Description: Comparison on AP computing cycles




Name: ISU stall cycles layout

Description: ISU stall cycles layout



Name: Instructions Comparison

Description: Comparison between all instructions




Sub-module: Memory Statistics

Name	Description	Value
------	-------------	-------

Global Read Instructions	Number of global read instructions in all APs	79,012,549
Global Write Instructions	Number of global write instructions in all APs	14,093,245
Global Atomic Instructions	Number of global atomic instructions in all APs	29,544,747.53
Private Read Instructions	Number of private read instructions in all APs	33,051,701
Private Write Instructions	Number of private write instructions in all APs	3,382
Constant Read Instructions	Number of smem instructions in all APs	42,394,963
Constant Read SL1 Instructions	Num of LDU instructions in all SL1s	42,539,185
Constant Read L2 Instructions	Num of SL1 data miss requests	439,824
Constant SL1 Hit Rate	Total LDU instructions hit rate in all SL1s	99.15%
VL1 Read Instructions	total read instructions in all VL1s	113,336,220
VL1 Write Instructions	total write instructions in all VL1s	20,375,458
VL1 Atomic Instructions	total atomic instructions in all VL1s	29,450,545.98
VL1 Hit Rate	hit rate of all instructions in all VL1s	89.48%
L2C Read Instructions	total read instructions in all L2Cs	734,961,152
L2C Write Instructions	total write instructions in all L2Cs	190,660,992
L2C Atomic Instructions	total atomic instructions in all L2Cs	58,719,744.0
L2C Hit Rate	hit rate of all instructions in all L2Cs	69.52%
Total Atomic Instructions	total atomic instructions in memory access, include global atomic and shared memory atomic	29,421,664.89
Dnoc Read Req	number of dnoc read requests	191,997,408.0
Dnoc Write Req	number of dnoc write requests	93,087,616.0
Global Memory Read bytes	bytes read from global memory	23,719,847,936.0byte
Global Memory Write bytes	bytes write from global memory	11,912,750,080.0byte
Dnoc Read Average Latency	average latency of dnoc read request	295.20


Name: Memory Data Flow Chart

Description:




Name: Dnoc Read Latency Histogram

Description: histogram of dnoc read latency



Name: VL1 partition stall cycles layout

Description: VL1 partition access stall cycles layout



Sub-module: Workgroup Memory

Name	Description	Value
load instructions	number of total workgroup memory load instructions	128,308.24
store instructions	number of total workgroup memory write instructions	17,744.15
atomic instructions	number of total workgroup memory atomic instructions	779.77
total instructions	number of total workgroup memory instructions	206,414,726.31
average latency per load instruction	average latency per WG-load from issue to mem-ops done	127,725.94
average latency per store instruction	average latency per WG-store from issue to memops done	75,357.79
average latency per atomic instruction	average latency per WG-atom from issue to memops done	75,864.32
average latency of all stages per instruction	average latency of all WG-inst from issue to memops done	85.91
average cycles per load instruction	average cycles per WG-load when issuing (with bank conflict)	11,188.27
average cycles per store instruction	average cycles per WG-store when issuing (with bank conflict)	10,580.02
average cycles per atomic instruction	average cycles per WG-atom when issuing (with bank conflict)	10,379.20

average conflict cycles per instruction	average conflict cycles per WG-inst when bank conflict happens	3.45
average cycles per instruction	average cycles per WG-inst when issuing (with bank conflict)	7.90
shared memory access efficiency	Proportion of NON-CONFLICT access	56.31%

Sub-module: Occupancy

Name	Description	Value
Achieved waves	number of achieved waves	6,396,726.0
Dispatched waves	number of dispatched waves	6,396,480.0

Sub-module: GPU Throughput Statistics

Name	Description	Value
AP active cycles	number of wave instruction cycles executed on the AP	9,089,706,626.07
AP MTE Duty ratio	MTE Duty ratio relative to AP active	1.12%
AP STE Duty ratio	STE Duty ratio relative to AP active	9.97%
AP MMA Duty ratio	MMA Duty ratio relative to AP active	0.01%
VLS Duty ratio	VLS Duty ratio relative to AP active	0.0%
L2C Duty ratio	L2C Duty ratio relative to L2C active	0.33%

Sub-module: Compute workload

Name	Description	Value
instruction per cycle	The number of instructions per busy cycle across all sub-unit instances	45.13
instruction throughput	The percent of achieved instructions and theoretical instructions during all busy cycles	0.43
instruction throughput efficiency	The percentage of the maximum instruction throughput achieved during all busy cycles	10.85%

Sub-module: Instruction Statistics

Name	Description	Value
instruction number	The total number of instructions	3,960,407,650.28
instructions per AP	The number of instructions per PEU	38,080,842.79