

OTHER COMBINATIONAL LOGIC CIRCUITS

WEEK 7 AND WEEK 8 (LECTURE 2 OF 3)

- DECODERS
- ENCODERS



DECODER

- •A decoder is a logic circuit that accepts a set of inputs that represents a binary number and activates only the output that corresponds to the input number.
- •In other words, a decoder circuit looks at its inputs, determines which binary number is present there, and activates the one output that corresponds to that number; all other outputs remain inactive



In its general form, a decoder has N input lines to handle N bits and form one to 2^{N} output lines to indicate the presence o one or more N-bit combinations.

The basic binary function


•An AND gate can be used as the basic decoding element because it produces a HIGH output only when all inputs are HIGH


Refer next slide for example

3

Decoding logic for the binary code 1001 with an active-HIGH output.








(a)

(b)

General decoder diagram





There are 2^N possible input combinations, from A_0 to A_{N-1} .


For each of these input combinations only one of the M outputs will be active HIGH (1), all the other outputs are LOW (0).



- If an active-LOW output (74138, one of the output will low and the rest will be high) is required for each decoded number, the entire decoder can be implemented with
 - 1. NAND gates
 - 2. Inverters
- If an active-HIGH output (74139, one of the output will high and the rest will be low) is required for each decoded number, the entire decoder can be implemented with
 - AND gates
 - Inverters

2-to-4-Line Decoder (with Enable input)-Active LOW output (1)...





Ε	A	В	D_0	D_1	D_2	D_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(a) Logic diagram

(b) Truth table


2-to-4-Line Decoder (with Enable input)-Active LOW output (2)



- The circuit operates with complemented outputs and a complement enable input. The decoder is enabled when E is equal to 0.
- Only one output can be equal to 0 at any given time, all other outputs are equal to 1.
- The output whose value is equal to 0 represents the minterm selected by inputs A and B
- The circuit is disabled when E is equal to 1.

3-8 line decoder (active-HIGH)






С	В	Α	07	06	05	O_4	03	02	01	00
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0



- •This decoder can be referred to in several ways. It can be called a 3-line-to- 8-line decoder, because it has three input lines and eight output lines.
- •It could also be called a binary-octal decoder or converters because it takes a three bit binary input code and activates the one of the eight outputs corresponding to that code. It is also referred to as a 1-of-8 decoder, because only 1 of the 8 outputs is activated at one time.

Logic diagram of 74138 (Example of a 3-Bit Decoder)



Ē,	Ē2	E ₃	Outputs
0	0	1	Respond to input code A ₂ A ₁ A ₀
1	\times	×	Disabled – all HIGH
×	1	×	Disabled – all HIGH
×	×	0	Disabled – all HIGH

74ALS138
1-of-8 decoder

0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, (c)

Truth table of 74138 (Example of a 3– 8 Bit Decoder) active-LOW



	Inputs						Outputs						
Enables			2^2	2 ¹	2°		Active—LOW						
E_3	\bar{E}_1	\overline{E}_2	A_2	A_{I}	$A_{\mathcal{O}}$	\overline{O}_7	\overline{O}_6	\overline{O}_5	\overline{O}_4	\overline{O}_3	\bar{O}_2	\overline{O}_1	\overline{O}_0
X	Х	Н	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
X	Н	Χ	Χ	X	X	Н	Н	Н	Н	Н	Н	Н	Н
L	X	Χ	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	L
Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	\mathbf{L}	H
Н	L	L	L	Н	L	Н	Н	Н	Н	Н	\mathbf{L}	Н	Н
Н	L	L	L	Н	Н	Н	Н	Н	Н	\mathbf{L}	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	\mathbf{L}	Н	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	Н	Н	L	Н	\mathbf{L}	Н	Н	Н	Н	Н	Н
Н	L	L	Н	Н	Н	\mathbf{L}	Н	Н	Н	Н	Н	Н	Н

74138 (Example of a 3–8 Bit Decoder)




• There is an enable function on this device, a LOW level on each input E'_1 , and E'_2 , and a HIGH level on input E_3 , is required in order to make the enable gate output HIGH.


- The enable is connected to an input of each NAND gate in the decoder, so it must be *HIGH* for the NAND gate to be enabled.
- If the enable gate is not activated then all eight decoder outputs will be HIGH regardless of the states of the three input variables A_0 , A_1 , and A_2 .

Example of a 5 to 32 Bit Decoder






Logic symbol for a 4-line-to-16-line (1-of-16) decode 74HC154



4-line-to-16 line Decoder constructed with two 3-lineto-8 line decoders (1)...





4-line-to-16 line Decoder constructed with two 3-lineto-8 line decoders (2)



- When w=0, the top decoder is enabled and the other is disabled. The bottom decoder outputs are all 0's, and the top eight outputs generate min-terms 0000 to 0111.
- When w=1, the enable conditions are reversed. The bottom decoder outputs generate min-terms 1000 to 1111, while the outputs of the top decoder are all 0's.

Application example

A simplified computer I/O port system with a port address decoder with only four address

lines shown. Input/Output ports Controller Printer I/O Data bus processor ENKeyboard I/O ENMonitor BIN/DEC I/O ENModem I/O A_0 EN A_1 I/O port A_2 Scanner address These data I/O A_3 lines are either 10 unused or EN11 connect to 12 other I/O Ext. disk 13 0ports. I/O 14 0-15 b ENI/O request Misc. Port address decoder I/O EN



- •Decoders are used in many types of applications. One example is in computers for I/O selection as in previous slide
- •Computer must communicate with a variety of external devices called peripherals by sending and/or receiving data through what is known as input/output (I/O) ports
- •Each I/O port has a number, called an address, which uniquely identifies it. When the computer wants to communicate with a particular device, it issues the appropriate address code for the I/O port to which that particular device is connected . The binary port address is decoded and appropriate decoder output is activated to enable the I/O port
- •Binary data are transferred within the computer on a data bus, which is a set of parallel lines 19


BCD -to- Decimal decoders




- •The BCD- to-decimal decoder converts each BCD code into one of Ten Positionable decimal digit indications. It is frequently referred as a 4-line -to- 10 line decoder
- •The method of implementation is that only ten decoding gates are required because the BCD code represents only the ten decimal digits 0 through 9.
- •Each of these decoding functions is implemented with NAND gates to provide active -LOW outputs. If an active HIGH output is required, AND gates are used for decoding

DIGITAL SYSTEMS TCE1111 Logic diagram of BCD - decimal decoder (Active LOW output)









Inputs

D	С	В	Α	Active Output
L L L	L L L	L H H	L H L H	Ō ₀ Ō ₁ Ō ₂ Ō ₃
L L L	H H H	L H H	L H L	Ō ₄ Ō ₅ Ō ₆ Ō ₇
H	L	L	L H	Ō ₈ Ō ₉
Н	L	Н	H	None None
HHH	ннн	L H H	L H L	None None None None

H = HIGH Voltage Level L = LOW Voltage Level

A Decoder Application - Counter -decoder combination used to






A Decoder Application - Counter -decoder combination used to provide timing and sequential operations (1)...



- •Decoders are used whenever an output or a group of outputs is to be activated only on the occurrence of specific combination of input levels. These input levels are often provided by the outputs of a counter or register.
- •When the decoder inputs come from a counter that is being continually pulsed, the decoder outputs will be activated sequentially, and there can be used as timing or sequencing signals to turn device on or off at specific times



BCD-7segment decoders/drivers




Most digital equipment has some means for displaying information in a form that can be understood by the user. This information is often numerical data but also be alphanumeric.

One of the simplest and most popular methods for displaying numerical digits uses a 7-segment configuration to form digital characters 0 to 9 and some times the hex characters A to F



One common arrangements uses light-emitting diodes (LED's) for each segment. By controlling the current thru each LED, some segments will be light and others will be dark so that desired character pattern will be generated

Figure shows the segment pattern that are used to display the various digits. For example, to display a "6" the segments a,c,d,e,f and g are made bright while segment b is dark







7-segment decoder

- •A BCD-7 segment decoder/driver is used to take four-bit BCD input and provide the outputs that will pass current through the appropriate segments to display the decimal digit.
- •The logic for this decoder is more complicated than the logic of decoders of earlier case, because each output is activated for more than one combination of inputs.



74LS47 (BCD-to-Seven-Segment Decoder)





Lamp Test (LT)



•When LT = Low, BI/RBO = HIGH then all of the 7 segments in display are turned zero, LT is used to verify that no segments are burned out

Zero Suppression (BI, RBI, RBO)

•Zero suppression is a feature used for multi digit displays to blank out unnecessary zeros.

Example:

In a 6-digit display the number 6.4 may be displayed as 006.400 if the zeros are not blanked out



Leading Zero Suppression

Blanking the zeros at the front of a numbers

Trailing Zero Suppression

Blanking the zeros at the back of the number

Only nonessential zeros are blanked, the number 030.080 will be displayed as 30.08 (the essential zeros remain)

7-segment display





- There are two types of 7—segment LED displays;
- A) common anode
- B) common cathode

Common Anode



In common—anode, the anode of all of the LEDs are tied together to positive of the power supply (V_{cc}) as shown







Common-anode 7-segment LED display.

Common Cathode



• In common—cathode, the cathode of all of the LEDs are tied together to ground as shown.





Common-cathode 7-segment LED display.

Combinational Logic Circuit Implementation using a Decoder



- Any combinational logic circuit with n inputs and m outputs can be implemented with an n-to-2n-line decoder and m OR gates.
- Procedure:
 - Express the given Boolean function in sum of min-terms
 - Choose a decoder to generate all the min-terms of the input variables.
 - Select the inputs to each OR gate from the decoder outputs according to the list of min-term for each function.

Combinational Logic Circuit Implementation using a Decoder - An example (1)



• From the truth table of the full adder,

X	y	Z	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

the functions can be expressed in sum of min-terms.

$$S(x,y,z) = \Sigma m(1,2,4,7)$$

$$C(x,y,z) = \Sigma m(3,5,6,7)$$

where Σ indicates sum, m indicates min-term and the number in brackets indicate the decimal equivalent

Combinational Logic Circuit Implementation using a Decoder - An example (2)




Since there are three inputs and a total of eight min-terms, we need a 3-to-8 line decoder.

- The decoder generates the eight min-terms for x,y,z
- The OR gate for output S forms the logical sum of min-terms 1,2,4, and 7.
- The OR gates for output C forms the logical sum of min-terms 3,5,6, and 7

Combinational Logic Circuit Implementation using a Decoder - example (3)





Implementation of a Full Adder with a Decoder

Encoder




- •An encoder is a combinational logic circuit that essentially performs a "reverse" of decoder functions.
- An encoder accepts an active level on one of its inputs, representing digit, such as a decimal or octal digits, and converts it to a coded output such as BCD or binary.
- •Encoders can also be devised to encode various symbols and alphabetic characters.
- •The process of converting from familiar symbols or numbers to a coded format is called *encoding*.



- Most decoders accept an input code and produce a HIGH
- •(or a LOW) at one and only one output line. In otherworlds, a decoder identifies, recognizes, or detects a particular code. The opposite of this decoding process is called encoding and is performed by a logic circuit called an <u>encoder</u>.
- •An encoder has a number of input lines, only one of which input is activated at a given time and produces an N-bit output code, depending on which input is activated.


General encoder diagram





Logic circuit for octal-to binary encoder [8line-3-line]





*Only one LOW input at a time

Truth table for octal-to binary encoder [8-line- 3-lin

Inputs									Outputs			
\bar{A}_{0}	\overline{A}_1	\bar{A}_{2}	Ā ₃	\bar{A}_4	\bar{A}_{5}	\overline{A}_{6}	Ā ₇	02	01	Ο ₀		
Χ	1	1	1	1	1	1	1	0	0	0		
X	0	1	1	1	1	1	1	0	0	1		
X	1	0	1	1	1	1	1	0	1	0		
X	1	1	0	1	1	1	1	0	1	1		
X	1	1	1	0	1	1	1	1	0	0		
X	1	1	1	1	0	1	1	1	0	1		
X	1	1	1	1	1	0	1	1	1	0		
Χ	1	1	1	1	1	1	0	1	1	1		

A low at any single input will produce the output binary code corresponding to that input. For instance, a low at A_3 ' will produce $O_2 = 0$, $O_1 = 1$ and $O_0 = 1$, which is binary code for 3. A_0 ' is not connected to the logic gates because the encoder outputs always be normally at 0000 when none of the inputs is 43W

Design of 4-input Priority Encoder (4-line-to 2 line priority encoder) (1)...



- A priority encoder is an encoder that includes the priority function
- If two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.
- Truth Table of a 4-input Priority Encoder:

	Input	S		Outputs					
$\mathbf{D}_{\scriptscriptstyle{0}}$	\mathbf{D}_1	\mathbf{D}_{2}	\mathbf{D}_3	X	y	V			
0	0	0	0	X	X	0			
1	0	0	0	0	0	1			
X	1	0	0	0	1	1			
X	X	1	0	1	0	1			
X	X	X	1	1	1	1 44			


Design of 4-input Priority Encoder (4-line-to 2 line priority encoder) (2)...




- In addition to two outputs x, and y, the truth table has a third output designated by V, which is a valid bit indicator that is set 1 when one or more inputs are equal to 1. If all inputs are 0, there is no valid input and V is equal to 0.
- X's in the output column indicate don't care conditions, the X's in the input columns are useful for representing a truth table in condensed form.
- The higher the subscript number, the higher the priority of the input. Input D3 has the highest priority, so regardless of the values of the other inputs, when this input is 1, the output for xy is 11 (binary 3)

Design of 4-input Priority Encoder (4-line-to 2 line priority encoder) (3)...








$$V = D_0 + D_1 + D_2 + D_3$$

K-Maps for 4-input Priority Encoder₄₆

Design of 4-input Priority Encoder (4-line-to 2 line priority encoder) (4)





Logic Diagram for 4-input priority encoder

Decimal-BCD priority encoder




- •Encoder will produce a BCD output corresponding to the highest-order decimal digit input that is active and will ignore any other lower order active inputs.
- •For instance if the input 6 and the 3 are active, the output will be 1001, which is the inverse value of BCD output 0110 (which represents decimal 6)

DIGITAL SYSTEMS TCE1111


74147 decimal-BCD priority encoder





When A9' is low, the output is 0110, which is inverse of 1001 (eq to 9 in BCD) ⁴⁹

DIGITAL SYSTEMS TCE1111 Decimal- BCD switch decoder



The output of the decoder are inversed to produce the normal BCD value 50


The Octal—to—Binary Priority Encoder-Example



- The 74LS148 is a priority encoder that has eight active *LOW* inputs and three active–*LOW* binary outputs
- To enable the device, the *EI* (enable input) must be *LOW*. It also has the *EO* (enable output) and *GS* (group signal output) for expansion purposes.

The Octal-to-Binary Encoder





Inputs									Outputs					
ĒΙ	Īo	\bar{I}_1	\bar{I}_2	Īз	Ī4	Ī5 .	6	7	<i>is</i> 7	lo /	1 /	l ₂	Q	
Н	Х	Х	Х	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	
L	Х	X	X	Х	Х	Х	X	L	L	ப்	L	ப்	Н	
L	X	X	Х	Х	X	X	L	Н	L	Н	L	L.	Н	
L	X	X	Х	Х	Х	L	Н	Н	L	L	Н	L	Н	
L	Х	Х	Х	Х	L	Н	Н	Н	L	Н	Н	L	Н	
L	Х	Х	Х	L	Н	Н	Н	Н	L	L	L	Н	Н	
L	X	X	L	Н	Н	Н	Н	Н	L	Н	L	Н	Н	
L	Х	L	Н	Н	Н	Н	Н	Н	L	L	Н	Н	Н	
L	L	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	

Logic symbol and truth table for 74LS148 8-line-to-3-line priority encoder.

The Octal_to_Binary Encoder



- <u>E</u>I Active—*LOW* enable input, a *HIGH* on the input forces all outputs to their inactive state (*HIGH*).
- *EO* Active—*LOW* enable output, the output pin goes *LOW* when all inputs are inactive (*HIGH*) and is *LOW*.
- (‡) Active—*LOW* group signal output, this output pin goes *LOW* wnenever any of the inputs are active (*LOW*) and is *LOW*.


The 16 -to-4 Encoder



The 74LS148 can be expanded to a 16–line–to–4–line encoder by connecting the *EO* of the higher–order encoder to the *EI* of the lower–order encoder and negative–ORing the corresponding binary outputs as shown

The 16 -to-4 Encoder






A 16-line-to-4-line encoder using 74LS148s and external logic.

Application example



A simplified keyboard encoder.





- •When one of the keys is pressed, the decimal digit is encoded to the corresponding BCD code
- •The keys are represented by 10 push-button switches, each with a **pull-up resistor** to V+. The pull-up resistor ensures that the line is HIGH when a key is not depressed.
- •When a key is depressed, the line is connected to ground, and a LOW is applied to the corresponding encoder input.
- •The zero key is not connected because the BCD output represents zero when none of the other keys is depressed
- •The BCD complement output of the encoder goes into a storage device, and each successive BCD code is stored until the entire number has been entered

Exercise



Sketch the output waveforms of the 74LS148 encoder based on the given waveforms.

Assume that
$$\vec{I}_0 = \vec{I}_1 = \vec{I}_2 = \vec{I}_3 = \vec{I}_4 = \vec{I}_5 = 1$$

