

Syed Faraz Uddin

Buffer Zone, North Nazimabad Town, Karachi-Pakistan.
Tel: +923453686533 | Email: enqr.syedfaraz@hotmail.com
Skype : engrsyedfaraz | Passport # : DX8916271



PROFILE SUMMARY

Highly focused and analytical engineering professional with a strong technical background in Semiconductor testing industry. Currently working in a US styled environment. Committed to achieving all goals in a highly efficient manner while meeting deadlines.

EDUCATION

Sir Syed University of Engineering & Technology 2011-2015

Bachelor of Science in Electronics Engineering (B. S)

Experienced with Product Testing, Signal Integrity/EMI, Engineering Design, Component Development, Signal and Power Routing, Analog and Digital Design Requirements, Gerber Generation, Schematic Capture, DFM guidelines, Layout Designing, FAB designing, PCB footprint, Symbol creation, Footprint creation, Wiring and interconnection, Co-ordinate geometry, Crosstalk, Circuit Designing, ALLEGRO PCB editor, ALLEGRO Design Entry, AUTOCAD, Capture CIS(ORCAD), CAM350, MATLAB, Audio/Video Processing, SIMULINK, Analysis of Analog and Digital Signals, Image Processing.

ACHIEVEMENTS

- Successfully completed Project titled “**RGB COLOUR BASED LIVE OBJECT TRACKING**” using Image Acquisition Tool in MATLAB and SIMULINK.
- Certificate awarded by the International Research Journal of Engineering & Technology in recognition of the manuscript entitled “**Heating, Ventilation and Air Conditioning System using Raspberry Pi and Interfacing Touch screen**” in April 2015.

WORK EXPERIENCE

R&D ALTANOVA - Feb 2016-Present

DESIGN ENGINEER

- Expert in PCB layout design using ATE softwares **ALLEGRO PCB EDITOR, PAD DESIGNER**, and schematic capture tools **ALLEGRO DESIGN ENTRY CAPTURE CIS(ORCAD)**. Extensive experience in design of PCB layouts of any complexity including high pin count IC packages and controlled impedance.
- Worked on **CADENCE ALLEGRO PCB EDITOR 16.6 and 17.2 version** and **SATURN PCB**.
- Schematic capture, library management, footprint and symbol creation.
- Performing design constraint requirements (i.e. Differential Routing, Controlled Lengths/Delay, Crosstalk Control, etc.) in critical boards.
- Schematic capture, circuit placement/routing and documentation of the board layout.
- Expertise in Signal Integrity, Crosstalk and Impedance control Stack up design, schematic capture, circuit placement/routing and documentation of the board layout.
- Sound proficiency in power analog engineering fundamentals and circuit design techniques.
- Outstanding ability to work under high pressure deadlines.
- In-depth knowledge of the design concepts and safety standards of PCB.
- Hands on experience in designing layout and Schematics designing of ATE boards of **XILINX, AQUANTIA SEMICONDUCTORS** of more than 35 layers board.
- Working on DUT(Device under test) pitch upto 0.5mm.
- Working on ATE/testing boards of **HI-SILICON, AQUANTIA, JUNIPER NETWORKS** and **INTEL**.
- Working and exploring data of SOC's of **XILINX, AQUANTIA SEMICONDUCTORS, JUNIPER**.
- Completed overall PCB projects of **AQUANTIA's RHEA, CALYPSO** family including component development, ORCAD schematic design, layout designing, NETLIST/TDR/NETLENGTH reports.
- Extensive knowledge in and designed ATE boards on **Advantest 93K & T2K tester** configurations.
- Communicating with Application Engineers regarding queries of the Project.
- Power planes creation based upon its current rating.
- Working well in a team environment with design engineers, test engineers, QA Engineers and software engineers to design evaluation test board.

- Oversee the fabrication and testing of systems after installation to ensure performance and client requirements are meet.
- Create and apply design and development standards and procedures.
- Good knowledge of MLO(Multi layer organic technology) and performed routing on MLO projects.
- Good knowledge of Fabrication and assembly drawings, manufacturing panels, pick-and-place data.
- Planning cost reduction strategies in coordination with PCB design staff.
- Gerber Generation, ODB++ generation and checking using **CAM350**

EXPERIENCE

- 1.5 month Internship at PTCL, Karachi. (Switching, WLL and Transmission Department).
- 1 month Internship at Afroze Textile Industries. (R&D Department)

SKILLS

- Creative Thinking
- Higher mathematics
- Communication skills

INTERESTS/HOBBIES

- Cricket