


Features

- Organization: 1,048,576 words \times 16 bits
- High speed
 - 45/50/60 ns \overline{RAS} access time
 - 20/20/25 ns hyper page cycle time
 - 10/12/15 ns $\overline{\text{CAS}}$ access time
- Low power consumption
 - Active: 740 mW max (AS4C1M16E5-60)
 - Standby: 5.5 mW max, CMOS DQ
- Extended data out

- 1024 refresh cycles, 16 ms refresh interval
- RAS-only or CAS-before-RAS refresh Read-modify-write
- TTL-compatible, three-state DQ
- JEDEC standard package and pinout
 - 400 mil, 42-pin SOJ
 - 400 mil, 44/50-pin TSOP 2
- 5V power supply
- Industrial and commercial temperature available

Pin arrangement



Pin designation

Pin(s)	Description
A0 to A9	Address inputs
RAS	Row address strobe
DQ1 to DQ16	Input/output
OE	Output enable
WE	Write enable
UCAS	Column address strobe, upper byte
LCAS	Column address strobe, lower byte
V_{CC}	Power
V_{SS}	Ground

Selection guide

	Symbol	-45	-50	-60	Unit
Maximum RAS access time	t_{RAC}	45	50	60	ns
Maximum column address access time	t _{AA}	23	25	30	ns
Maximum CAS access time	t_{CAC}	10	12	15	ns
Maximum output enable (OE) access time	t _{OEA}	12	13	15	ns
Minimum read or write cycle time	t_{RC}	75	80	100	ns
Minimum hyper page mode cycle time	t _{HPC}	20	20	25	ns
Maximum operating current	I _{CC1}	155	145	135	mA
Maximum CMOS standby current	I_{CC5}	2.0	2.0	2.0	mA



Functional description

The AS4C1M16E5 is a high performance 16-megabit CMOS Dynamic Random Access Memory (DRAM) organized as 1,048,576 words \times 16 bits. The device is fabricated using advanced CMOS technology and innovative design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels. The Alliance 16Mb DRAM family is optimized for use as main memory in personal and portable PCs, workstations, and multimedia and router switch applications.

The AS4C1M16E5 features hyper page mode operation where read and write operations within a single row (or page) can be executed at very high speed by toggling column addresses within that row. Row and column addresses are alternately latched into input buffers using the falling edge of \overline{RAS} and \overline{xCAS} inputs, respectively. Also, \overline{RAS} is used to make the column address latch transparent, enabling application of column addresses prior to \overline{xCAS} assertion. The AS4C1M16E5 provides dual \overline{UCAS} and \overline{LCAS} for independent byte control of read and write access.


Extended data out (EDO), also known as 'hyper-page mode,' enables high speed operation. In contrast to 'fast-page mode' devices, data remains active on outputs after \overline{xCAS} is de-asserted high, giving system logic more time to latch the data. Use \overline{OE} and \overline{WE} to control output impedance and prevent bus contention during read-modify-write and shared bus applications. Outputs also go to high impedance at the last occurrance of \overline{RAS} and \overline{xCAS} going high.

Refresh on the 1024 address combinations of A0 to A9 must be performed every 16 ms using:

- RAS-only refresh: RAS is asserted while xCAS is held high. Each of the 1024 rows must be strobed. Outputs remain high impedence.
- Hidden refresh: xCAS is held low while RAS is toggled. Outputs remain low impedence with previous valid data.
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh (CBR): At least one $\overline{\text{xCAS}}$ is asserted prior to $\overline{\text{RAS}}$. Refresh address is generated internally. Outputs are high-impedence ($\overline{\text{OE}}$ and $\overline{\text{WE}}$ are don't care).
- Normal read or write cycles refresh the row being accessed.

The AS4C1M16E5 is available in the standard 42-pin plastic SOJ and 44/50-pin TSOP 2 packages, respectively. The AS4C1M16E5 device operates with a single power supply of $5V \pm 0.5V$ and provides TTL compatible inputs and outputs.

Logic block diagram



Recommended operating conditions

Parameter	Symbol	Min	Nominal	Max	Unit	
Cumply voltage		V _{CC}	4.5	5.0	5.5	V
Supply voltage		GND	0.0	0.0	0.0	V
It		V _{IH}	2.4	_	V _{CC}	V
Input voltage		$V_{\rm IL}$	-0.5^{\dagger}	_	0.8	V
Ambient energting temperature Commercial		т	0	_	70	°C
Ambient operating temperature Industrial		T_{A}	-40	_	85	

 $^{^{\}dagger}V_{IL}$ min -3.0V for pulse widths less than 5 ns.

Recommended operating conditions apply throughout this document unless otherwise specified.



Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage	V _{in}	-1.0	+7.0	V
Input voltage (DQs)	V_{DQ}	-1.0	$V_{CC} + 0.5$	V
Power supply voltage	V _{CC}	-1.0	+7.0	V
Storage temperature (plastic)	T _{STG}	-65	+150	°C
Soldering temperature × time	T _{SOLDER}	_	260 × 10	$^{\mathrm{o}}\mathrm{C} \times \mathrm{sec}$
Power dissipation	P_{D}	_	1	W
Short circuit output current	I _{out}	_	50	mA

Truth table

Trum table							Addr	esses		
Operation		RAS	LCAS	UCAS	WE	OE	t_{R}	t _C	DQ0 to DQ15	Notes
Standby		Н	H to X	H to X	X	X	X	X	High-Z	
Word read		L	L	L	Н	L	ROW	COL	Data out	
Lower byte read		L	L	Н	Н	L	ROW	COL	Lower byte, Upper byte, Data out	
Upper byte read		L	Н	L	Н	L	ROW	COL	Lower byte, Data out, Upper byte	
Word (early) write		L	L	L	L	X	ROW	COL	Data in	
Lower byte (early) write		L	L	Н	L	X	ROW	COL	Lower byte, Data in, Upper byte, High-Z	
Upper byte (early) write		L	Н	L	L	X	ROW	COL	Lower byte, High-Z, Upper byte, Data in	
Read write		L	L	L	H to L	L to H	ROW	COL	Data out, Data in	1,2
	1st cycle	L	H to L	H to L	Н	L	ROW	COL	Data out	2
EDO read	2nd cycle	L	H to L	H to L	Н	L	n/a	COL	Data out	2
	Any cycle	L	L to H	L to H	Н	L	n/a	n/a	Data out	2
	1st cycle	L	H to L	H to L	L	X	ROW	COL	Data in	1
EDO write	2nd cycle	L	H to L	H to L	L	X	n/a	COL	Data in	1
EDO	1st cycle	L	H to L	H to L	H to L	L to H	ROW	COL	Data out, Data in	1,2
read write	2nd cycle	L	H to L	H to L	H to L	L to H	n/a	COL	Data out, Data in	1,2
RAS only refresh		L	Н	Н	X	X	ROW	n/a	High Z	
CBR refresh		H to L	L	L	Н	X	X	X	High Z	3



DC electrical characteristics

			-4	15	-5	50	-(30		
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Unit	Notes
Input leakage current	I_{IL}	$0V \le V_{in} \le V_{CC} \text{ (max)}$ Pins not under test = $0V$	-5	+5	-5	+5	-5	+5	μA	
Output leakage current	I _{OL}	$\begin{array}{l} D_{OUT} \text{ disabled, } 0V \leq V_{out} \leq V_{CC} \\ \text{ (max)} \end{array}$	-5	+5	-5	+5	-5	+5	μA	
Operating power supply current	I _{CC1}	\overline{RAS} , UCAS, LCAS, Address cycling; t_{RC} =min	I	155	I	145	I	135	mA	4,5
TTL standby power supply current	I _{CC2}	$\overline{RAS} = \overline{UCAS} = \overline{LCAS} \ge V_{IH},$ all other inputs at V_{IH} or V_{IL}	I	2.0	I	2.0	I	2.0	mA	
Average power supply current, RAS refresh mode or CBR	I _{CC3}	$\begin{array}{l} \overline{RAS} \ cycling, \ \overline{UCAS} = \overline{LCAS} \geq V_{IH}, \\ t_{RC} = min \ of \ \overline{RAS} \ low \ after \ \overline{XCAS} \\ low. \end{array}$	-	145	-	135	-	125	mA	4
EDO page mode average power supply current	I _{CC4}	$\overline{RAS} = V_{IL}$, UCAS or LCAS, address cycling: $t_{HPC} = min$	I	130	I	120	I	110	mA	4, 5
CMOS standby power supply current	I_{CC5}	$ \overline{RAS} = \overline{UCAS} = \overline{LCAS} = V_{CC} - 0.2V,$ $ F = 0 $	I	2.0	I	2.0	I	2.0	mA	
Output voltage	V_{OH}	$I_{OUT} = -5.0 \text{ mA}$	2.4	_	2.4	_	2.4	-	V	
Output voitage	V _{OL}	$I_{OUT} = 4.2 \text{ mA}$	_	0.4	_	0.4	_	0.4	V	
CAS before RAS refresh current	I _{CC6}	\overline{RAS} , \overline{UCAS} or \overline{LCAS} cycling, $t_{RC} = \min$	-	155	-	145	-	135	mA	



AC parameters common to all waveforms

-		-4	15	-5	50	-6	80		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{RC}	Random read or write cycle time	75	-	80	_	100	_	ns	
t _{RP}	RAS precharge time	30	-	30	-	40	-	ns	
t _{RAS}	RAS pulse width	45	10K	50	10K	60	10K	ns	
t _{CAS}	CAS pulse width	8	10K	8	10K	10	10K	ns	
t _{RCD}	RAS to CAS delay time	15	35	15	35	15	43	ns	9
t _{RAD}	RAS to column address delay time	8	25	9	25	10	30	ns	10
t _{RSH}	CAS to RAS hold time	10	-	10	-	10	-	ns	
t _{CSH}	RAS to CAS hold time	40	-	40	-	50	-	ns	
t_{CRP}	CAS to RAS precharge time	5	-	5	-	5	_	ns	
t _{ASR}	Row address setup time	0	-	0	-	0	_	ns	
t _{RAH}	Row address hold time	8	-	8	-	10	_	ns	
t_{T}	Transition time (rise and fall)	1	50	1	50	1	50	ns	7,8
t _{REF}	Refresh period	-	16	_	16	_	16	ms	6
t _{CP}	CAS precharge time	8	-	8	-	10	-	ns	
t _{RAL}	Column address to RAS lead time	25	-	25	-	30		ns	
t _{ASC}	Column address setup time	0	-	0	-	0		ns	
t _{CAH}	Column address hold time	8	_	8	_	10	_	ns	

Read cycle

		-4	-45		50	-(30		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{RAC}	Access time from RAS	_	45	-	50	-	60	ns	9
t _{CAC}	Access time from CAS	-	10	-	12	-	15	ns	9,16
t _{AA}	Access time from address	-	23	-	25	-	30	ns	10,16
t _{RCS}	Read command setup time	0	-	0	-	0	-	ns	
t _{RCH}	Read command hold time to CAS	0	_	0	_	0	_	ns	12
t _{RRH}	Read command hold time to RAS	0	-	0	-	0	-	ns	12



Write cycle

		-4	-45		50	-60			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{WCS}	Write command setup time	0	-	0	-	0	-	ns	14
t _{WCH}	Write command hold time	10	-	10	-	10	-	ns	14
t _{WP}	Write command pulse width	10	-	10	-	10	-	ns	
t _{RWL}	Write command to RAS lead time	10	-	10	-	10	-	ns	
t _{CWL}	Write command to CAS lead time	8	_	8	-	10	-	ns	
t _{DS}	Data-in setup time	0	-	0	-	0	-	ns	15
t _{DH}	Data-in hold time	8	_	8	-	10	-	ns	15

Read-modify-write cycle

		-4	-45		-50		30		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{RWC}	Read-write cycle time	105	-	113	-	135	-	ns	
t _{RWD}	RAS to WE delay time	65	-	67	-	77	-	ns	14
t _{CWD}	CAS to WE delay time	30	-	32	-	35	-	ns	14
t _{AWD}	Column address to WE delay time	40	-	42	-	47	-	ns	14

Refresh cycle

		-4	-45		-50		30		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{CSR}	CAS setup time (CAS-before-RAS)	5	-	5	-	5	-	ns	6
t _{CHR}	CAS hold time (CAS-before-RAS)	8	-	8	-	10	-	ns	6
t_{RPC}	RAS precharge to CAS hold time	0	-	0	-	0	-	ns	
t _{CPT}	CAS precharge time (CBR counter test)	10	_	10	_	10	-	ns	



Hyper page mode cycle

			45	-	50	-(60		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{CPWD}	CAS precharge to WE delay time	45	-	45	-	52	-	ns	
t _{CPA}	Access time from CAS precharge	-	28	-	28	-	35	ns	16
t _{RASP}	RAS pulse width	45	100K	50	100K	60	100K	ns	
t _{DOH}	Previous data hold time from CAS	5	-	5	-	5	-	ns	
t _{REZ}	Output buffer turn off delay from RAS	0	13	0	13	0	15	ns	
t _{WEZ}	Output buffer turn off delay from WE	0	13	0	13	0	15	ns	
t _{OEZ}	Output buffer turn off delay from OE	0	13	0	13	0	15	ns	
t _{HPC}	Hyper page mode cycle time	20	-	20	-	25	-	ns	
t _{HPRWC}	Hyper page mode RMW cycle	47	-	47	-	56	-	ns	
t _{RHCP}	RAS hold time from CAS	30	_	30	-	35	_	ns	

Output enable

		-4	15	-5	50	-60			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{CLZ}	CAS to output in Low Z	0	-	0	-	0	-	ns	11
t _{ROH}	RAS hold time referenced to OE	8	-	8	-	10	-	ns	
t _{OEA}	OE access time	-	13	-	13	-	15	ns	
t _{OED}	OE to data delay	13	-	13	-	15	-	ns	
t _{OEZ}	Output buffer turnoff delay from OE	0	13	0	13	0	15	ns	11
t _{OEH}	OE command hold time	10	-	10	-	10	-	ns	
t _{OLZ}	OE to output in Low Z	0	-	0	-	0	-	ns	
t _{OFF}	Output buffer turn-off time	0	13	0	13	0	15	ns	11,13



Notes

- 1 Write cycles may be byte write cycles (either $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active).
- 2 Read cycles may be byte read cycles (either $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ active).
- 3 One CAS must be active (either LCAS or UCAS).
- 4 I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC6} are dependent on frequency.
- 5 I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 6 An initial pause of 200 μs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required. 8 initialization cycles are required after extended periods of bias without clocks (greater than 8 ms).
- 7 AC Characteristics assume $t_T = 2$ ns. All AC parameters are measured with a load as described in AC test conditions below.
- 8 V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}
- 9 Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 10 Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- 11 Assumes three state test load (5 pF and a 380 Ω Thevenin equivalent).
- 12 Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 13 t_{OFF} (max) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. t_{OFF} is referenced from rising edge of RAS or CAS, whichever occurs last.
- 14 t_{WCS} , t_{WCH} , t_{RWD} t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only. If $t_{WS} \ge t_{WS}$ (min) and $t_{WH} \ge t_{WH}$ (min), the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the cycle. If $t_{RWD} \ge t_{RWD}$ (min), $t_{CWD} \ge t_{CWD}$ (min) and $t_{AWD} \ge t_{AWD}$ (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.
- 15 These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in read-write cycles.
- 16 Access time is determined by the longest of t_{CAA} or t_{CAC} or t_{CPA}
- 17 $t_{ASC} \ge t_{CP}$ to achieve t_{PC} (min) and t_{CPA} (max) values.
- 18 These parameters are sampled and not 100% tested.
- 19 These characteristics apply to AS4C1M16E5 5V devices.

AC test conditions

- Access times are measured with output reference levels of $V_{\mbox{OH}}=2.4 \mbox{V}$ and $V_{\mbox{OL}}=0.4 \mbox{V},$
- $V_{IH} = 2.4V$ and $V_{IL} = 0.8V$
- Input rise and fall times: 2 ns





Figure A: Equivalent output load

Key to switching waveforms


Rising input Falling input Undefined output/don't care



Read waveform




Upper byte read waveform






Lower byte read waveform




Early write waveform







Upper byte early write waveform



Lower byte early write waveform









Upper byte write waveform


 $\overline{\text{OE}}$ controlled








Read-modify-write waveform






Upper byte read-modify-write waveform




Lower byte read-modify-write waveform






Hyper page mode read waveform




Hyper page mode byte write waveform




P. 16 of 22



Hyper page mode early write waveform




Hyper page mode byte early write waveform






Hyper page mode read-modify-write waveform




CAS before RAS refresh waveform

 $\overline{WE} = V_{IH}$




RAS only refresh waveform

 $\overline{WE} = \overline{OE} = V_{IH} \text{ or } V_{IL}$






Hyper page mode byte read-modify-write waveform






Hidden refresh waveform (read)




Hidden refresh waveform (write)






\overline{CAS} before \overline{RAS} refresh counter test waveform






Package dimensions



42-pin SOJ			
Min	Max		
0.128	0.148		
0.025	-		
0.105	0.115		
0.026	0.032		
0.015	0.020		
0.007	0.013		
1.070	1.080		
0.370 NOM			
0.395	0.405		
0.435	0.445		
0.050 NOM			
	Min 0.128 0.025 0.105 0.026 0.015 0.007 1.070 0.370 0.395 0.435		



	50-pin TSOP 2				
	Min (mm)	Max (mm)			
A		1.2			
A_1	0.05				
A_2	0.95	1.05			
b	0.30	0.45			
С	0.12	0.21			
d	20.85	21.05			
E	10.03	10.29			
H _e	11.56	11.96			
e	0.80 (typical)				
l	0.40	0.60			

Capacitance 15

f = 1 MHz, $T_a =$ Room temperature

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input canacitance	C _{IN1}	A0 to A9	$V_{in} = 0V$	5	pF
Input capacitance	C _{IN2}	RAS, UCAS, LCAS, WE, OE	$V_{in} = 0V$	7	pF
DQ capacitance	C_{DQ}	DQ0 to DQ15	$V_{in} = V_{out} = 0V$	7	pF



AS4C1M16E5 ordering information

Package \ RAS access time	45 ns	50 ns	60 ns
Plastic SOJ, 400 mil, 42-pin	AS4C1M16E5-45JC	AS4C1M16E5-50JC AS4C1M16E5-50JI	AS4C1M16E5-60JC AS4C1M16E5-60JI
TSOP 2, 400 mil, 44/50-pin	AS4C1M16E5-45TC	AS4C1M16E5-50TC AS4C1M16E5-50TI	AS4C1M16E5-60TC AS4C1M16E5-60TI

AS4C1M16E5 part numbering system

AS4	С	1M16E5	-XX	X	X
DRAM prefix	C = 5V CMOS	Device number	RAS access time	Package: J = 42-pin SOJ 400 mil T = 44/50-pin TSOP 2 400 mil	Temperature range C=Commercial, 0°C to 70 °C I=Industrial, -40°C to 85°C

8/17/01; v.1.1 Alliance Semiconductor P. 22 of 22