For Realz Mode!

Reversing an MBR from the CSAW CTF (and how to write a keygen with a SAT solver)

t0x0 numinit

DC858, DC619, and VAPORSEC

2017-10-11

Outline

- Introduction
- 2 Reversing the MBR
 - RE400 what?
 - Tools
 - Disassembly and reversing
- 3 Getting the flag
 - Recap
 - First leads
 - Diving into x86 instructions
 - Introduction to SMT solvers
 - Generating sudoku puzzles
 - Translating x86 assembly to a SMT solver
 - Debugging your keygen
- 4 Conclusion
 - Wrapping up



About us

- Morgan (@numinit)
 - Software developer by day
 - Tinkerer on everything by night
 - First Def Con and Toorcon experiences this year
 - Doing CSAW CTF for a while
- t0x0 (@t0x0pg)
 - Writes lots of interpreted code
 - Lives mostly in Windows world
 - Jack of all trades, master of none (so far)
 - Obsessively curious



3 / 50

What's CSAW?

An annual security capture the flag run by New York Polytechnic that contains challenges with a wide range of difficulties, attracting everyone from undergraduates to well-known teams



4 / 50

What's a security capture the flag?

■ 48 hours of caffeinated reverse engineering and exploitation

5 / 50

What's a security capture the flag?

- 48 hours of caffeinated reverse engineering and exploitation
- More seriously: an event where you break a bunch of programs to retrieve hidden strings of text (the flags)

5 / 50

What's a security capture the flag?

- 48 hours of caffeinated reverse engineering and exploitation
- More seriously: an event where you break a bunch of programs to retrieve hidden strings of text (the flags)
- An opportunity to learn new things we wouldn't even be presenting if it wasn't for this CTF

5 / 50


Who are VAPORSEC?

- A new AESTHETIC San Diego CTF team
- Had 10 participants during the CSAW CTF
- Achieved 15th in CSAW industry professional bracket, not bad for the first time

6 / 50

RE400 what?...

- Challenge worth 400 points
- Reverse Engineering category
- We get some hints right away...
 - This is an MBR
 - ...from an ×86 system



A place to start...

Wikipedia, of course!



Main page Contents

Featured content
Current events
Random article
Donate to Wikipedia
Wikipedia store

Interaction

Help About Wikipedia Community portal Recent changes Contact page

Tools

What links here Related changes



Master boot record

From Wikipedia, the free encyclopedia

This article is about a PC-specific type of boot sector of

A master boot record (MBR) is a special type of boot sec intended for use with IBM PC-compatible systems and be

The MBR holds the information on how the logical partition function as a loader for the installed operating system—us record (VBR). This MBR code is usually referred to as a b

The organization of the partition table in the MBR limits the limit assuming 33-bit arithmetics or 4096-byte sectors are operating systems and system tools, and can cause serior partitioning scheme is in the process of being superseded provide some limited form of backward compatibility for ok

MBRs are not present on non-partitioned media such as fl

Contents [hide]

1 Overview

8 / 50

A place to start...

- Wikipedia, of course!
 - 512 bytes
 - MBR signature: 55 AA
 - "expected to contain real mode machine language instructions"
 - little-endian
 - loads at 0000:7C00



Main page Contents

Featured content
Current events
Random article
Donate to Wikipedia
Wikipedia store

Interaction

Help
About Wikipedia
Community portal
Recent changes
Contact page

Tools

What links here Related changes



Master boot record

From Wikipedia, the free encyclopedia

This article is about a PC-specific type of boot sector of

A master boot record (MBR) is a special type of boot sec intended for use with IBM PC-compatible systems and be

The MBR holds the information on how the logical partition function as a loader for the installed operating system—us record (VBR). This MBR code is usually referred to as a b

The organization of the partition table in the MBR limits the limit assuming 33-bit arithmetics or 4096-byte sectors are operating systems and system tools, and can cause serior partitioning scheme is in the process of being superseded provide some limited form of backward compatibility for old


MBRs are not present on non-partitioned media such as fl

Contents [hide]

8 / 50

qemu (gift wrapped)

- -s (gdb)
- -S (suspend)
- -vnc:1



qemu (gift wrapped)

- QEMU/Monitor
 - info registers
 - system reset

```
000fd3a8 00000037
     11500000 00000000
CRO=0000001Z CRZ=00000000 CR3=00000000 CR4=00000600
0R0=00000000 DR1=00000000 DRZ=00000000 DR3=00000000
R6=ffff0ff0 DR7=00000400
FER=000000000000000000
CW=037f FSW=0000 [ST=0] FTW=00 MXCSR=00001f80
PR0=0000000000000000 0000 FPR1=00000000000000000 0000
PR2=00000000000000000 0000 FPR3=00000000000000000
FPR4=0000000000000000 0000 FPR5=0000000000000000 0000
FPR6=0000000000000000 0000 FPR7=000000000000000000
```

Reversing the MBR Tools 2017-10-11 9 / 50

- target remote localhost:1234
- set architecture i8086 (bootloaders are 16 bit, right?)
- display/i \$pc print program counter
- br *0xADDR set breakpoint
- si run one instruction
- c continue

GNU gdb (GDB) 7.4.1-debian

Copyright (C) 2012 Free Software Foundation, Inc.

License GFLv3+: GNU GFL version 3 or later http://gnu.org/licenses/gpl.html

This is free software: you are free to change and redistribute it.


There is NO WARRANTY, to the extent permitted by law. Type "show copying" and "show warranty" for details.

This GDB was configured as "x86_64-linux-gnu".

For bug reporting instructions, please see:
https://www.gnu.org/software/gdb/bugs/>.
(gdb) target remote localnost:1234

gdb) target remote localhost:1234

■ info reg



- info reg
- info frame

```
(gdb) info frame
Stack level 0, frame at 0x123c:
eip = 0x656a; saved eip 0x5f5f5f5f
called by frame at 0x5f5f5f5f49
Arglist at 0x1234, args:
Locals at 0x1234, Previous frame's sp is 0x123c
Saved registers:
ebp at 0x1234, eip at 0x1238
```

- info reg
- info frame
- x /CT 0xADDR display C units of T type from ADDR
- set {int}0xADDR = 42
- set {char[4]} 0xADDR = "AAA"

```
0x5f
                          0x5f
                                   0x5f
                                            0x5f
                                                              0x5f
                                                                       0x5f
gdb) set {int} 0x1234 = 41
                 0 \times 0.0
                          0x00
                                   0 \times 00
                                            0x5f
                                                     0x5f
                                                              0x5f
                                                                        0x5f
     set {int} 0x1234 = 0x41
gdb) x /8x 0x1234
0x1234: 0x41
                 0x00
                          0x00
                                   0x00
                                            0x5f
                                                     0x5f
                                                              0x5f
                                                                       0x5f
adb) c
Continuing.
Program received signal SIGINT, Interrupt.
```

- info reg
- info frame
- x /CT 0xADDR display C units of T type from ADDR
- set {int}0xADDR = 42
- set $\{char[4]\}\ 0 \times ADDR = "AAA"$


```
x /8x 0x1234
                0x5f
                         0x5f
                                  0x5f
                                          0x5f
                                                   0x5f
                                                            0x5f
                                                                    0x5f
gdb) set {int} 0x1234 = 41
     x /8x 0x1234
                0 \times 0.0
                         0x00
                                  0x00
                                          0x5f
                                                   0x5f
                                                            0x5f
                                                                    0x5f
     set {int} 0x1234 = 0x41
gdb) x /8x 0x1234
0x1234: 0x41
                0x00
                         0x00
                                  0x00
                                          0x5f
                                                   0x5f
                                                            0x5f
                                                                    0x5f
adb) c
Continuing.
Program received signal SIGINT, Interrupt.
gdb) x /8x 0x1234
                0x5f
                         0x5f
                                          0x5f
                                                   0x5f
                                                           0x5f
                                                                    0x5f
     set {int} 0x1234 = 0x5f5f5f41
gdb) x /8x 0x1234
x1234: 0x41
                0x5f
                        0x5f
                                 0x5f
                                          0x5f
                                                   0x5f
                                                           0x5f
                                                                    0x5f
```

Reversing the MBR Tools 2017-10-11 10 / 50

- info reg
- info frame
- x /CT 0xADDR display C units of T type from ADDR
- set {int}0xADDR = 42
- set {char[4]} 0xADDR = "AAA"



Rebase



Rebase

Common ASM

- int
- mov
- inc, dec
- and, or, not, xor...
- cmp
- jmp, jz, jge, jle...

```
sea000:7000
                             mov
                                     ax. 13h
                                                       : - UIDEO - SET UIDEO MODE
seq000:7003
                                     1.0h
                             int
seq000:7003
                                                      : AL = mode
seq000:7005
                             mov
                                     eax, cr0
seq000:7008
                             and
                                     ax. ØFFFBh
seq000:700B
                                     ax, 2
                             nr.
seq000:700E
                                     cr0, eax
                             mou
seq000:7C11
                                     eax, cr4
                             mov
seq000:7014
                                      ax, 600h
                             or
seg000:7C17
                             mou
                                     cr4, eax
seq000:7C1A
                                     word ptr ds:1266h, 0Ah
seq000:7C20
                                     bx. 0
                             MOV
```

11 / 50

- Rebase
- Common ASM
- Registers
 - E AX Accumulator
 - E CX Counter
 - E DX Data
 - E BX Base
 - E SP Stack pointer
 - E BP Stack base pointer
 - E SI Source
 - F DI Destination

```
sea000:7000
                             mov
                                     ax, 13h
seq000:7003
                             int
                                                       : - VIDEO - SET VIDEO MODE
                                     10h
sea000:7003
                                                       : AL = mode
seq000:7005
                             mou
                                     eax, cr0
seq000:7008
                                     ax. ØFFFBh
                             and
seq000:700B
                                     ax. 2
seq000:700E
                                     cr0, eax
seq000:7C11
                                     eax, cr4
seg888:7014
                                     ax. 600h
                             or
seq000:7C17
                                     cr4, eax
sea888:7018
                             mov
                                     word otr ds:1266h. 88h
seg888:7028
                                     bx. 8
                             mov
```

11 / 50

■ Look for hints

- Look for hints
 - Loops

- Look for hints
 - Loops
 - Comparisons

 seg000:7C6F
 cmp
 dword ptr ds:1234h, 67616C66h

 seg000:7C78
 jnz
 loc_7D4D

- Look for hints
 - Loops
 - Comparisons
 - Unknowns

```
sea000:7C7C
                            movaps xmm8, xmmword ptr ds:1238h
seq000:7C81
                            movaps xmm5, xmmword ptr ds:loc 7000
seq000:7086
                            pshufd
                                    xmm0, xmm0, 1Eh
                                    si, 8
seq000:7C8B
                            mov
seq000:7C8E
seg888:708E loc 708E:
                                                    : CODE XREF: seq000:7CC11j
seg000:7C8E
                            movans
                                    xmm2, xmm8
seq000:7091
                            andos
                                    xmm2, xmmword ptr [si+7D98h]
seq000:7096
                            psadbw xmm5, xmm2
seq000:709A
                            movaps xmmword ptr ds:1268h, xmm5
```

We know that 0x7C6F compares user input to "flag"

 seg000:7C6F
 cmp
 dword ptr ds:1234h, 67616C66h

 seg000:7C78
 jnz
 loc_704D

- We know that 0x7C6F compares user input to "flag"
- There's a bunch of complicated instructions right after that cmp

```
sea888:7070
                            movaps xmm0, xmmword ptr ds:1238h
sea888:7081
                                   xmm5, xmmword ptr ds:loc 7000
sea888:7086
                                   xmm0, xmm0, 1Eh
seq000:7C8B
                                    si, 8
                            mov
seq000:7C8E
seq000:708E loc 708E:
                                                    : CODE XREF: sea000:70011i
seq000:7C8E
                            movans
                                    xmm2, xmm0
seq000:7091
                                    xmm2, xmmword ptr [si+7D98h]
seq000:7096
                            psadbw xmm5, xmm2
seq000:709A
                            movaps xmmword ptr ds:1268h, xmm5
```

- We know that 0x7C6F compares user input to "flag"
- There's a bunch of complicated instructions right after that cmp
- We can use gdb and qemu/monitor to see what's happening...



- We know that 0x7C6F compares user input to "flag"
- There's a bunch of complicated instructions right after that cmp
- We can use gdb and qemu/monitor to see what's happening...
- Now we just have to work backwards from there.

Other useful tools...that I didn't know about

- Binary Ninja
- pwndbg
- Radare

We have an x86 boot sector that's asking us for the flag

```
== ENTER FLAG ==
```

- We have an x86 boot sector that's asking us for the flag
- The flag is clearly in the boot sector SOMEWHERE...



- We have an x86 boot sector that's asking us for the flag
- The flag is clearly in the boot sector SOMEWHERE...
 - ...but not in plaintext, because this is a 400 point challenge and that would be too easy


```
== ENTER FLAG ==
```

- We have an x86 boot sector that's asking us for the flag
- The flag is clearly in the boot sector SOMEWHERE...
 - ...but not in plaintext, because this is a 400 point challenge and that would be too easy
- So, where is it?



Reversing the boot sector


 Open the file in your favorite disassembler (e.g. IDA); rebase at 0x7c00



Getting the flag Recap 2017-10-11 16 / 50

Reversing the boot sector

- Open the file in your favorite disassembler (e.g. IDA); rebase at 0x7c00
- We can visally pick out three sections:
 - Init code (responsible for the protected mode transition)
 - Display code (identifiable by a large number of int instructions)
 - Some other code that uses Intel SSE2 instructions



Getting the flag Recap 2017-10-11 16 / 50

First leads

■ The program asks you to enter 20 characters, and immediately breaks out if the first 4 characters aren't 'flag' after you enter character #20

Getting the flag First leads 2017-10-11 17 / 50


First leads

- The program asks you to enter 20 characters, and immediately breaks out if the first 4 characters aren't 'flag' after you enter character #20
- We can verify this in a debugger after eyeballing the code

Getting the flag First leads 2017-10-11 17 / 50

First leads

- The program asks you to enter 20 characters, and immediately breaks out if the first 4 characters aren't 'flag' after you enter character #20
- We can verify this in a debugger after eyeballing the code



Getting the flag First leads 2017-10-11 17 / 50

As it turns out...

After several hours of staring at x86 assembly

■ The flag is hashed using a custom algorithm implemented with Intel SSE instructions (and this isn't very surprising)

Getting the flag First leads 2017-10-11 18 / 50

As it turns out...

After several hours of staring at x86 assembly

- The flag is hashed using a custom algorithm implemented with Intel SSE instructions (and this isn't very surprising)
- Ugh...

Getting the flag First leads 2017-10-11 18 / 50

As it turns out...

After several hours of staring at x86 assembly

- The flag is hashed using a custom algorithm implemented with Intel SSE instructions (and this isn't very surprising)
- Ugh...
- We have to find an input to the hash algorithm that hashes to the same value that's stored in the boot sector

Getting the flag First leads 2017-10-11 18 / 50

"My Intel CPU can do that?"

The author of the challenge decided to use a bunch of obscure x86 SSE2 instructions to force us to trawl through Intel documentation

Note

SSE2 instructions operate on XMM registers, which are 128 bits (16 bytes) wide.

"My Intel CPU can do that?"

The author of the challenge decided to use a bunch of obscure x86 SSE2 instructions to force us to trawl through Intel documentation

- movaps
- andps
- pshufd
- psadbw

Note

SSE2 instructions operate on XMM registers, which are 128 bits (16 bytes) wide.

"My Intel CPU can do that?"

The author of the challenge decided to use a bunch of obscure $\times 86$ SSE2 instructions to force us to trawl through Intel documentation

- movaps: Moves to/from/between XMM registers
- andps: Performs bitwise AND between XMM registers
- pshufd: Reorders 32-bit words in XMM registers
- psadbw: Sums absolute values of differences between bytes (it's as crazy as it sounds)

Note

SSE2 instructions operate on XMM registers, which are 128 bits (16 bytes) wide.

"My Intel CPU can do that?"

The author of the challenge decided to use a bunch of obscure x86 SSE2 instructions to force us to trawl through Intel documentation

- movaps: Moves to/from/between XMM registers
- andps: Performs bitwise AND between XMM registers
- pshufd: Reorders 32-bit words in XMM registers
- psadbw: Sums absolute values of differences between bytes (it's as crazy as it sounds)

Note

SSE2 instructions operate on XMM registers, which are 128 bits (16 bytes) wide.

Question


Why are these instructions useful for writing a hash function (even if it's a bad hash function that we can break?)


19 / 50


That's a mouthful...

xmm0: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15










That's a mouthful...



It's hard to go back...

You have to find two sets of 8 bytes where the absolute values of their differences sum to 64

20 / 50

SAT solvers to the rescue!

How to master Sudoku without memorizing strategies

"I think a serious case can be made that the decline in the American economy can be blamed on the sapping of the mental energy and productivity of the American workforce that sudoku addiction alone has wrought"

Some Slate writer

SAT solvers to the rescue!

How to master Sudoku without memorizing strategies

"I think a serious case can be made that the decline in the American economy can be blamed on the sapping of the mental energy and productivity of the American workforce that sudoku addiction alone has wrought"

- Some Slate writer

Notice anything strange about this puzzle?

d	С	6	1	9	0	е	b	5	7	3	2	4	8	f	a
5	8	a	4	f	С	2	d	9	0	b	е	ვ	7	6	1
2	b	9	7	5	3	6	1	4	8	a	f	d	0	е	С
0	3	f	е	4	a	8	7	d	U	6	1	თ	b	2	5
8	d	С	6	1	9	3	2	Ъ	5	е	7	0	4	a	f
b	1	5	0	d	8	С	6	f	a	9	4	7	2	3	е
9	a	4	f	7	5	0	е	2	3	1	8	Ъ	d	С	6
7	2	е	3	ъ	4	a	f	0	d	U	6	1	9	5	8
е	4	d	С	6	1	9	0	a	Ъ	2	5	8	f	7	3
1	9	8	2	3	7	5	4	е	6	f	0	a	С	d	b
f	6	7	a	2	d	b	С	1	9	8	3	5	е	0	4
3	5	0	b	a	е	f	8	7	4	d	С	6	1	9	2
a	е	3	d	С	6	1	9	8	f	7	р	2	5	4	0
6	0	2	5	е	b	d	3	C	1	4	9	f	a	8	7
С	7	1	9	8	f	4	5	6	2	0	a	е	3	b	d
4	f	b	8	0	2	7	a	3	е	5	d	C	6	1	9

SAT solvers to the rescue!

How to master Sudoku without memorizing strategies

"I think a serious case can be made that the decline in the American economy can be blamed on the sapping of the mental energy and productivity of the American workforce that sudoku addiction alone has wrought"

Some Slate writer

Notice anything strange about this puzzle? Stranger still: a SAT solver created it from thin air

d	С	6	1	9	0	е	b	5	7	3	2	4	8	f	a
5	8	a	4	f	С	2	d	9	0	b	е	3	7	6	1
2	b	9	7	5	3	6	1	4	8	a	f	d	0	е	С
0	3	f	е	4	a	8	7	d	U	6	1	တ	b	2	5
8	d	С	6	1	9	3	2	Ъ	5	е	7	0	4	a	f
b	1	5	0	d	8	С	6	f	a	9	4	7	2	3	е
9	a	4	f	7	5	0	е	2	3	1	8	Ъ	d	C	6
7	2	е	3	ъ	4	a	f	0	d	U	6	1	9	15	8
е	4	d	О	6	1	9	0	a	Ъ	2	5	8	f	7	3
1	9	8	2	3	7	5	4	е	6	f	0	a	С	d	b
f	6	7	a	2	d	b	С	1	9	8	3	5	е	0	4
3	5	0	b	a	е	f	8	7	4	d	С	6	1	თ	2
a	е	3	d	С	6	1	9	8	f	7	р	2	5	4	0
6	0	2	5	е	b	d	3	U	1 2	4	9	f	a	8	7
С	7	1	9	8	f	4	5	6	2	0	a	Ф	3	b	d
4	f	b	8	0	2	7	a	3	е	5	d	С	6	1	9

SAT solvers

Getting the flag Introduction to SMT solvers

- SAT solvers
 - Only operate on Boolean logic

22 / 50

Getting the flag Introduction to SMT solvers 2017-10-11

- SAT solvers
 - Only operate on Boolean logic
 - Take large sets of Boolean CNFs (e.g. $(v_1 \lor v_2 \lor v_3) \land (v_4 \lor v_5 \lor v_6)$)

22 / 50

SAT solvers

- Only operate on Boolean logic
- Take large sets of Boolean CNFs (e.g. $(v_1 \lor v_2 \lor v_3) \land (v_4 \lor v_5 \lor v_6))$
- Try to come up with inputs so the formula returns true (or fail and report that the formula is "unsatisfiable", which means that it's impossible for the formula to be true)

- SAT solvers
 - Only operate on Boolean logic
 - Take large sets of Boolean CNFs (e.g. $(v_1 \lor v_2 \lor v_3) \land (v_4 \lor v_5 \lor v_6))$
 - Try to come up with inputs so the formula returns true (or fail and report that the formula is "unsatisfiable", which means that it's impossible for the formula to be true)
- SMT solvers

- SAT solvers
 - Only operate on Boolean logic
 - Take large sets of Boolean CNFs (e.g. $(v_1 \lor v_2 \lor v_3) \land (v_4 \lor v_5 \lor v_6))$
 - Try to come up with inputs so the formula returns true (or fail and report that the formula is "unsatisfiable", which means that it's impossible for the formula to be true)
- SMT solvers
 - "Satisfiability modulo theories" a fancy term for a piece of software that uses a SAT solver to act as a theorem prover

SAT solvers

- Only operate on Boolean logic
- Take large sets of Boolean CNFs (e.g. $(v_1 \lor v_2 \lor v_3) \land (v_4 \lor v_5 \lor v_6))$
- Try to come up with inputs so the formula returns true (or fail and report that the formula is "unsatisfiable", which means that it's impossible for the formula to be true)

SMT solvers

- "Satisfiability modulo theories" a fancy term for a piece of software that uses a SAT solver to act as a theorem prover
- Takes standard mathematical operations, bit operations, etc, and converts them to Boolean CNFs that a SAT solver can work with

SAT solvers

- Only operate on Boolean logic
- Take large sets of Boolean CNFs (e.g. $(v_1 \lor v_2 \lor v_3) \land (v_4 \lor v_5 \lor v_6))$
- Try to come up with inputs so the formula returns true (or fail and report that the formula is "unsatisfiable", which means that it's impossible for the formula to be true)

SMT solvers

- "Satisfiability modulo theories" a fancy term for a piece of software that uses a SAT solver to act as a theorem prover
- Takes standard mathematical operations, bit operations, etc, and converts them to Boolean CNFs that a SAT solver can work with
- Again, tries to come up with inputs so that the formula is satisfiable

- SAT solvers
 - Only operate on Boolean logic
 - Take large sets of Boolean CNFs (e.g. $(v_1 \lor v_2 \lor v_3) \land (v_4 \lor v_5 \lor v_6))$
 - Try to come up with inputs so the formula returns true (or fail and report that the formula is "unsatisfiable", which means that it's impossible for the formula to be true)
- SMT solvers
 - "Satisfiability modulo theories" a fancy term for a piece of software that uses a SAT solver to act as a theorem prover
 - Takes standard mathematical operations, bit operations, etc, and converts them to Boolean CNFs that a SAT solver can work with
 - Again, tries to come up with inputs so that the formula is satisfiable
- Symbolic execution engines



- SAT solvers
 - Only operate on Boolean logic
 - Take large sets of Boolean CNFs (e.g. $(v_1 \lor v_2 \lor v_3) \land (v_4 \lor v_5 \lor v_6))$
 - Try to come up with inputs so the formula returns true (or fail and report that the formula is "unsatisfiable", which means that it's impossible for the formula to be true)
- SMT solvers
 - "Satisfiability modulo theories" a fancy term for a piece of software that uses a SAT solver to act as a theorem prover
 - Takes standard mathematical operations, bit operations, etc, and converts them to Boolean CNFs that a SAT solver can work with
 - Again, tries to come up with inputs so that the formula is satisfiable
- Symbolic execution engines
 - Convert CPU instructions into a SMT solver language



I get by with a little help from my friends in NP

SMT solvers let you write a type of SQL that can be used to solve certain hard* problems

23 / 50

I get by with a little help from my friends in NP

SMT solvers let you write a type of SQL that can be used to solve certain hard* problems

* hard, meaning "NP-complete"

23 / 50

I get by with a little help from my friends in NP

SMT solvers let you write a type of SQL that can be used to solve certain hard* problems

* hard, meaning "NP-complete"

The SMT query itself can be constructed from a language like Python, C, or even raw x86 assembly

I get by with a little help from my friends in NP

SMT solvers let you write a type of SQL that can be used to solve certain hard* problems

* hard, meaning "NP-complete"

The SMT query itself can be constructed from a language like Python, C, or even raw x86 assembly

If there's one thing you should take from this presentation: SMT solvers are tools for solving constraint problems, just like SQL is a tool for making sense of large amounts of data

Modern SMT solvers and symbolic execution engines

- Z3 (SMT)
 - Open source, developed by Microsoft
 - Has its own SQL-like language, with Python bindings
 - Contains its own SAT solver

Modern SMT solvers and symbolic execution engines

- Z3 (SMT)
 - Open source, developed by Microsoft
 - Has its own SQL-like language, with Python bindings
 - Contains its own SAT solver
- KLEE (symbolic execution)
 - Used to instrument code that can be recompiled to LLVM IR
 - C bindings
 - Z3, Kleaver, or SMTLib used as a backend

Modern SMT solvers and symbolic execution engines

- Z3 (SMT)
 - Open source, developed by Microsoft
 - Has its own SQL-like language, with Python bindings
 - Contains its own SAT solver
- KLEE (symbolic execution)
 - Used to instrument code that can be recompiled to LLVM IR
 - C bindings
 - Z3, Kleaver, or SMTLib used as a backend
- Ponce (symbolic execution)
 - An IDA Pro plugin for x86 and x86_64 instruction sets
 - Z3 used as a backend

Modern SMT solvers and symbolic execution engines

- **Z3** (SMT)
 - Open source, developed by Microsoft
 - Has its own SQL-like language, with Python bindings
 - Contains its own SAT solver
- KLEE (symbolic execution)
 - Used to instrument code that can be recompiled to LLVM IR
 - C bindings
 - Z3, Kleaver, or SMTLib used as a backend
- Ponce (symbolic execution)
 - An IDA Pro plugin for x86 and x86_64 instruction sets
 - Z3 used as a backend

We'll be mainly focusing on using Z3, since all the other tools use it under the hood (and it's awesome)



Back to our sudoku...

How do you create a hexadoku puzzle out of thin air with Z3?

25 / 50

Getting the flag Generating sudoku puzzles 2017-10-11

Back to our sudoku...

How do you create a hexadoku puzzle out of thin air with Z3?

```
Creating the board
import z3
# Define a 16x16 Sudoku
order = 4; side = order ** 2
# Create a solver and a 16x16 board (list of lists)
smt = z3.Solver()
cells = [list() for row in range(side)]
for r in range(side):
    for c in range(side):
        cells[r].append(z3.Int('cell_%d_%d' % (r, c)))
```

We'll define our first rule: each cell has to be between 0 and 15

We'll define our first rule: each cell has to be between 0 and 15

```
The most basic of Sudoku rules
for r in range(side):
    for c in range(side):
        # Each cell must be between 0 and 15.
        # Also, this is our first constraint!
        # Add it to the solver with `smt.add`.
        smt.add(z3.And(cells[r][c] >= 0, cells[r][c] < side))</pre>
```

Now, the rules everyone knows

Now, the rules everyone knows

```
Rows and columns
for r in range(side):
   this row = [cells[r][c] for c in range(side)]
    # Ensures that all values are represented only once
    smt.add(z3.Distinct(*this row))
# Columns must have unique values
for c in range(side):
   this col = [cells[r][c] for r in range(side)]
    smt.add(z3.Distinct(*this col))
```

Mini-boxes are slightly more complicated

Mini-boxes are slightly more complicated

```
Mini-boxes
# Each mini-box must have unique values
for r in range(0, side, order):
    for c in range(0, side, order):
        selected = []
        for i in range(box size):
            for j in range(box size):
                selected.append(cells[r + i][c + j])
        smt.add(z3.Distinct(*selected))
```

Telling z3 how to play our version of sudoku

Now for the initial values ... dc858 isn't sudoku-able, but dc619 is

Telling z3 how to play our version of sudoku

Now for the initial values ... dc858 isn't sudoku-able, but dc619 is

```
Initial values
# Now, define the initial values
smt.add(cells[0][0] == 0xd)
smt.add(cells[0][1] == 0xc)
smt.add(cells[0][2] == 0x6)
smt.add(cells[0][3] == 0x1)
smt.add(cells[0][4] == 0x9)
# ... etc.
```

Telling z3 to start solving

This will take a little bit of time

30 / 50


Getting the flag Generating sudoku puzzles 2017-10-11

Telling z3 to start solving

This will take a little bit of time

```
Start solving!
if smt.check() == z3.unsat:
    print('Sudoku is impossible to solve :(')
else:
    # Retrieve each cell from the model as a python long
    model = smt.model()
    result = [list() for row in range(side)]
    for r in range(side):
        for c in range(side):
            cell = model[r][c]
            print('%x ' % model[cell].as long(), end='')
        print()
```

The results...




The power of SMT solvers

Maybe familiar to anyone who's tried Prolog

We only had to define the constraints of the puzzle we wanted, and Z3 found one satisfying those constraints

Constraint solving our boot sector

"Hey, Z3, I want you to find me input values that, after being put through this crazy operation (among other things), end up being equal to the ones stored in the boot sector"



Useful primitives

- We need to implement the pshufd and psadbw x86 instructions in Z3
- Documentation at http://x86.renejeschke.de already provides us pseudocode for these instructions

```
Operation

Destination[0..31] = (Source >> (Order[0..1] * 32))[0..31];
Destination[32..63] = (Source >> (Order[2..3] * 32))[0..31];
Destination[64..95] = (Source >> (Order[4..5] * 32))[0..31];
Destination[96..127] = (Source >> (Order[6..7] * 32))[0..31];
```

Useful constraints

The flag looks like flag{some_text_here}, but the word "flag" is chopped off before it's loaded into an XMM register, so the first and last characters of the remaining 16 are { and }, respectively.

Useful constraints

The flag looks like flag{some_text_here}, but the word "flag" is chopped off before it's loaded into an XMM register, so the first and last characters of the remaining 16 are { and }, respectively. This may not look like much, but we already have a few constraints...

```
Initial constraints
import z3
smt = z3.Solver()
flag = [z3.BitVec('flag_%d' % i, 8) for i in range(16)]

# Flag must start with '{' and end with '}', and the rest must be ASCII
smt.add(z3.And(flag[0] == ord('{'}), flag[-1] == ord('}')))
for i in range(1, 15):
    smt.add(z3.And(flag[i] >= 32, flag[i] < 127))</pre>
```

Understanding the hash function's word shuffling

The flag is initially shuffled using the pshufd instruction; create a new constraint ("shuf") that just describes the permutation

Understanding the hash function's word shuffling

The flag is initially shuffled using the pshufd instruction; create a new constraint ("shuf") that just describes the permutation



Implementing the hash function's word shuffling

Implementing the hash function's bitmasking

For each of the hash function's 8 rounds, a different mask is applied to the shuffled value, so create another set of intermediate values called "masked"

Implementing the hash function's bitmasking

For each of the hash function's 8 rounds, a different mask is applied to the shuffled value, so create another set of intermediate values called "masked"

```
Implementing the masking operation (andps)
# Masks for each round:
  ffffffff ffffff00 ffffffff ffffff00
  ffffffff ffff00ff ffffffff ffff00ff
  ffffffff ff00ffff ffffffff ff00ffff
  ffffffff OOffffff ffffffff OOffffff
mask = [0x00 \text{ if } i == round \text{ else } 0xff \text{ for } i \text{ in } range(8)] * 2
masked = [z3.BitVec('masked %d %d' % (round, i), 8) for i in range(16)]
for i in range(16):
    smt.add(masked[i] == (shuf[i] & mask[i]))
```

Implementing the packed sum of absolute differences

A single x86 instruction turned into like 30 lines of Python...

Implementing the packed sum of absolute differences


A single x86 instruction turned into like 30 lines of Python...

```
Implementing psadbw (greatly simplified; trust me, it's nasty)
ps lo, ps hi = z3.BitVec('psadbw lo', 16), z3.BitVec('psadbw hi', 16)
smt.add(ps lo == (
    Abs(iv[0] - masked[0]) + Abs(iv[1] - masked[1]) +
    Abs(iv[2] - masked[2]) + Abs(iv[3] - masked[3]) + ...
)) # and repeat for ps hi. Assumes that we have an `Abs` helper.
res = [z3.BitVec('psadbw %d' % i, 8) for i in range(16)]
smt.add(res[0] == ps lo & Oxff)
smt.add(res[1] == (ps lo >> 8) & Oxff)
smt.add(res[2] == 0) # ... etc. Read Intel docs if you care.
```

And the rest of the algorithm...

AKA: continuing to give up on explaining the details

- Would be boring to present, since there were a few arbitrary things thrown into the challenge that made it deliberately more annoying to reverse-engineer
- ... Like x86 tricks where they loaded a register like eax and used ah and al backwards
- Not to mention that the algorithm has to run for 8 iterations...



Once we've got the constraints defined...

Now, we can solve it as usual, and retrieve the flag from the model

Once we've got the constraints defined...

Now, we can solve it as usual, and retrieve the flag from the model

```
Solving for the flag
if smt.check() == z3.unsat:
    print('Formula was unsatisfiable :-(')
else:
    print('Formula was satisfiable.')
    model = smt.model()
    flag str = 'flag'
    for i in range(16):
        flag str += chr(model[flag[i]].as long())
    print(flag str)
```

Run it, and...

Formula was satisfiable.
flag{ D`?T\B?3F> P`}


Does it work?

Well, no

```
== ENTER FLAG ==
flag( D"?T\B?3F>~P')
flag( D"?T\B?3F>~P')
```

Does it work?

But, using IDA's debugger and setting breakpoints, we see that it got through the first round of the hash function, but failed on the second - turns out, we forgot to solve the remaining rounds



Debugging SMT solvers

■ Baby steps - try to get a satisfiable formula first, then focus on making it the *correct* satisfiable formula

Debugging SMT solvers

- Baby steps try to get a satisfiable formula first, then focus on making it the *correct* satisfiable formula
- If you're getting unsatisfiable, make sure you're not overconstraining (i.e. assuming that the flag only contains letters)

Debugging SMT solvers

- Baby steps try to get a satisfiable formula first, then focus on making it the *correct* satisfiable formula
- If you're getting unsatisfiable, make sure you're not overconstraining (i.e. assuming that the flag only contains letters)
- If you're reimplementing some piece of code in Z3, make sure its flow matches the original's

Debugging SMT solvers

- Baby steps try to get a satisfiable formula first, then focus on making it the correct satisfiable formula
- If you're getting unsatisfiable, make sure you're not overconstraining (i.e. assuming that the flag only contains letters)
- If you're reimplementing some piece of code in Z3, make sure its flow matches the original's
 - Match control structures as faithfully as possible

Debugging SMT solvers

- Baby steps try to get a satisfiable formula first, then focus on making it the correct satisfiable formula
- If you're getting unsatisfiable, make sure you're not overconstraining (i.e. assuming that the flag only contains letters)
- If you're reimplementing some piece of code in Z3, make sure its flow matches the original's
 - Match control structures as faithfully as possible
 - Use Python functions to implement complex behaviors like Intel SSE2 instructions with the correct series of smt.add calls

After some refactoring...

Formula was satisfiable. $\label{eq:flag} \texttt{flag}\{4\texttt{e@alz_p\%Z/TnW}\}$

After some refactoring...

Formula was satisfiable. flag{4e@alz_p%Z/TnW}

And, it got through 6 out of the 8 rounds this time!

2017-10-11

46 / 50

Getting the flag Debugging your keygen

After some refactoring...

Formula was satisfiable. $\label{eq:flag} \texttt{flag} \{ 4 \texttt{e@alz_p\%Z/TnW} \}$

And, it got through 6 out of the 8 rounds this time! ... But, it returned unsatisfiable when trying to solve for 7 or 8

Spot the difference...

```
What I typed
outputs = (
    0x02df028f.
    0x0290025d,
    0x02090221,
    0x027b0279.
    0x01f90233.
    0x025e0291,
    0x02290255,
    0x02110270
```

```
What I meant
outputs = (
    0x02df028f.
    0x0290025d.
    0x02090221.
    0x027b0278, # single bit typo
    0x01f90233.
    0x025e0291.
    0x02290255.
    0 \times 02110270
```

2017-10-11

After fixing the typo...

Formula was satisfiable. flag{4r3alz_m0d3_y0}

After fixing the typo...

Formula was satisfiable. flag{4r3alz_m0d3_y0}

So, what did we learn?

■ Emulators like QEMU can be used to help debug code for non-native architectures

Conclusion Wrapping up 2017-10-11 49 / 50

So, what did we learn?

- Emulators like QEMU can be used to help debug code for non-native architectures
- Intel x86 vector instructions are complex, but we can get past the complexity by following the documentation

49 / 50

Conclusion Wrapping up 2017-10-11

So, what did we learn?

- Emulators like QEMU can be used to help debug code for non-native architectures
- Intel x86 vector instructions are complex, but we can get past the complexity by following the documentation
- SMT solvers can be used to query constraints, similarly to how you can use SQL to query lots of data

Conclusion Wrapping up 2017-10-11 49 / 50

The end!

- This presentation is built on the shoulders of giants; check out Dennis Yurichev's fantastic writeup on SAT and SMT solvers
 - https://yurichev.com/writings/SAT_SMT_draft-EN.pdf
- Z3 code for generating sudokus is at https://goo.gl/ZC1546
- Z3 code for solving the CTF challenge is available at https://goo.gl/cJPJDN
- Questions?



Conclusion Wrapping up 2017-10-11 50 / 50