
Game Boy Instruction Cheat Sheet



(rather than the hag of the same hame)					
8-Bit Shifts					
operation variant	on A Z=N=H=0	on <i>r8</i> Z=• N=H=0	on [HL] Z=● N=H=0		w value for C and subject nost,, b _o least significant old bit)
rotate left through carry (add self and C, meaning RLA ≈ ADC A)	RLA 1 s.a.	RL <i>r8</i> 2 s.a.	RL [HL] 4/2 s.a.	b ₇	$b_6 b_5 b_4 b_3 b_2 b_1 b_0 C$
rotate left cyclic	RLCA 1 s.a.	RLC <i>r8</i> 2 s.a.	RLC [HL] 4/2 s.a.	b ₇	$b_6 b_5 b_4 b_3 b_2 b_1 b_0 b_7$
rotate right through carry	RRA 1 s.a.	RR <i>r8</i> 2 s.a.	RR [HL] 4/2 s.a.	bo	C b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁
rotate right cyclic	RRCA 1 s.a.	RRC <i>r8</i> 2 s.a.	RRC [HL] 4/2 s.a.	bo	$b_0 b_7 b_6 b_5 b_4 b_3 b_2 b_1$
rotate by 4 cyclic (swap nibbles)		SWAP <i>r8</i> 2 s.a.	SWAP [HL] 4/2 s.a.	0	$b_3 b_2 b_1 b_0 b_7 b_6 b_5 b_4$
shift left (multiplication by 2)		SLA <i>r8</i> 2 s.a.	SLA [HL] 4/2 s.a.	b ₇	$b_6 b_5 b_4 b_3 b_2 b_1 b_0 0$
shift right arithmetic (signed division by 2, round down)		SRA <i>r8</i> 2 s.a.	SRA [HL] 4/2 s.a.	bo	$b_7 b_7 b_6 b_5 b_4 b_3 b_2 b_1$
shift right logical (unsigned division by 2, round down)		SRL <i>r8</i> 2 s.a.	SRL [HL] 4/2 s.a.	bo	0 b ₇ b ₆ b ₅ b ₄ b ₃ b ₂ b ₁

Stack Operations by Example before address (byte) pointed to by SP SP moves before each load done before moving SP each load done before moving SP is gen before moving

Stack Operations					
operation	r16	AF	PC		
push the value that's in register	PUSH <i>r16</i>	PUSH AF			
pop top stack element to register	POP <i>r16</i> _{3/1}	POP AF 3/1 see figure above	RET 4/1		


F's low nibble is always (

Increm	Increments and Decrements					
operation	r8	[HL]	r16	SP		
increment (add 1)	INC <i>r8</i> 1 Z=• N=0 H=•	INC [HL] 3/1 Z=• N=0 H=•	INC r16	INC SP		
decrement (subtract 1)	DEC <i>r8</i> 1 Z=● N=1 H=●	DEC [HL] 3/1 Z=● N=1 H=●	DEC r16 2/1	DEC SP 2/1		

8-Bit Arithmetics on A					
operation	n8	r8	[HL]		
add			ADD [HL]		
add carry flag and Z=• N=0 H=• C=•		ADC <i>r8</i> 1 s.l.	ADC [HL] 2/1 s.l.		
subtract subtract carry flag and Z=• N=1 H=• C=•			SUB [HL] SBC [HL] 2/1 s.l.		
Compare (subtract but leave A) Z := argument==A; C := argument>A	CP <i>n8</i> 2 s. SUB	CP <i>r8</i> 1 s. SUB	CP [HL] 2/1 s. SUB		

	Bitwise/Logic	Opera	ations	s on A
	operation	with n8	with r8	with [HL]
	AND Z=● N=C=0 H=1	AND <i>n8</i> 2 s.l.	AND <i>r8</i> 1 s.l.	AND [HL] 2/1 s.l.
	OR Z=● N=H=C=0	OR <i>n8</i> 2 s.l.	OR <i>r8</i> 1 s.l.	OR [HL] 2/1 s.l.
]	XOR (exclusive OR) Z=● N=H=C=0	XOR <i>n8</i> 2 s.l.	XOR <i>r8</i> 1 s.l.	XOR [HL] 2/1 s.l.
]	NOT, a unary operation (255–A; XOR 255; complement)	CPL 1 N=H=1		

]	Bit Operations					
ᅵ	operation	on <i>u3, r8</i>	on <i>u3</i> , [HL]	on C=F ₄		
ı	load to !Z z=• N=0 H=1	BIT <i>u3, r8</i> _{2 s.l.}	BIT <i>u3</i> , [HL] _{3/2 s.l.}			
	reset (set to 0; clear)	RES <i>u3</i> , <i>r8</i>	RES <i>u3</i> , [HL]			
	set (set to 1)	SET <i>u3, r8</i>	SET <i>u3</i> , [HL]	SCF 1 N=H=0 C=1		
	complement (apply NOT)			CCF 1 N=H=0 C=!C		



16-Bit Arithmetics				
operation	r16 to HL	SP to HL	e8 to SP	
add	ADD HL, r16 2/1 N=0 H=• C=• flags set for MSB	2/1 N=0 H=• C=•	ADD SP, e8 4/2 Z=N=0 H=• C=• flags set for LSB	
	•	•		

Jumps, Calls and Returns					
operation	always	if cc			
jump anywhere ("LD PC, n16")	JP <i>n16</i>	JP <i>cc</i> , <i>n</i> 16 (4 true, 3 false)/3			
jump relatively to a n16 that's -130125 bytes from here	JR <i>n16</i> _{3/2}	JR <i>cc</i> , <i>n16</i> (3 true, 2 false)/2			
jump to HL ("LD PC, HL")	JP HL				
call anything ("PUSH PC" of next instruction and JP n16)	CALL n16 6/3	CALL cc, n16 (6 true, 3 false)/3			
call 8* <i>u3</i> (faster CALL {\$00, \$08, \$10,, \$30, \$38})	RST <i>n16</i>				
return ("POP PC")	RET 4/1	RET cc (5 true, 2 false)/1			
return and enable interrupts (shorthand for El followed by RET)	RETI 4/1				

Miscellaneous	
operation	instruction
make A a BCD again after ADD, ADC, SUB, SBC another BCD	DAA 1 Z=• C=(• OR'd with C) H=0
disable interrupts also done automatically on interrupt	DI 1
enable interrupts after the instruction following EI	EI 1
wait for interrupt in low energy mode	HALT -/1 (might read next byte twice)
apply CGB speed switch if KEY1/SPD (\$FF4D) bit 0 set, otherwise:	STOP -/2 (might only read the first)
wait for button press in super low energy mode – requires P1 on!	Beware: STOP has some weird behavior. Might damage a DMG.
do nothing (no operation; "INC PC")	NOP

LESEVILY DEITHILIOIIS/INOLGILIOII

IEGENDIAS: One of the 8-bit registers (A, B, C, D, E, H, I). F contains flags and doesn't count as r8. n8: An 8-bit are appeare that's explicitly signed. TaG. One of the B-bit register (BC, DE, H, I), composed of the 8 name, e.g. BC's most significant byte MRSIs is shared with register B. This also applies to AF, but it doesn't dedicated SP (stack pointer) and PC (program counter) registers. nIGs A 16-bit integer (usually unsigned). ας