
## Game Boy Instructions Cheat Sheet Stack Operations by Example



|   | (rather than the mag of the same name) |                           |                       |  |  |
|---|--|---------------------------|-----------------------|--|--|
| 8-Bit Shifts  |  |                           |                       |  |  |
| operation variant   | on A<br>Z=N=H=0                        | on <i>r8</i><br>z=• N=H=0 | on [HL]<br>Z=● N=H=0  | new value for C and subject (b <sub>7</sub> most,, b <sub>0</sub> least significant old bit) |  |
| rotate left through carry (add self and C, meaning RLA ≈ ADC A) | RLA<br>1 s.a.                          | RL <i>r8</i><br>2 s.a.    | RL [HL]<br>4/2 s.a.   | $b_7$ $b_6$ $b_5$ $b_4$ $b_3$ $b_2$ $b_1$ $b_0$ $C$  |  |
| rotate left cyclic  | RLCA<br>1 s.a.                         | RLC <i>r8</i> 2 s.a.      | RLC [HL]<br>4/2 s.a.  | $b_7$ $b_6$ $b_5$ $b_4$ $b_3$ $b_2$ $b_1$ $b_0$ $b_7$  |  |
| rotate right through carry                                      | RRA<br>1 s.a.                          | RR <i>r8</i><br>2 s.a.    | RR [HL]<br>4/2 s.a.   | $b_0$ C $b_7$ $b_6$ $b_5$ $b_4$ $b_3$ $b_2$ $b_1$  |  |
| rotate right cyclic   | RRCA<br>1 s.a.                         | RRC <i>r8</i><br>2 s.a.   | RRC [HL]<br>4/2 s.a.  | $b_0 b_0 b_7 b_6 b_5 b_4 b_3 b_2 b_1$  |  |
| rotate by 4 cyclic (swap nibbles)                               |  | SWAP <i>r8</i> 2 s.a.     | SWAP [HL]<br>4/2 s.a. | $0  \boxed{b_3 \ b_2 \ b_1 \ b_0 \ b_7 \ b_6 \ b_5 \ b_4}$                                   |  |
| shift left<br>(multiplication by 2)                             | ADD A<br>1 s. ADD                      | SLA <i>r8</i><br>2 s.a.   | SLA [HL]<br>4/2 s.a.  | $b_7$ $b_6$ $b_5$ $b_4$ $b_3$ $b_2$ $b_1$ $b_0$ $0$  |  |
| shift right arithmetic (signed division by 2, round down)       |  | SRA <i>r8</i><br>2 s.a.   | SRA [HL]<br>4/2 s.a.  | $b_0$ $b_7$ $b_7$ $b_6$ $b_5$ $b_4$ $b_3$ $b_2$ $b_1$  |  |
| shift right logical (unsigned division by 2, round down)        |  | SRL <i>r8</i><br>2 s.a.   | SRL [HL]<br>4/2 s.a.  | $b_0$ 0 $b_7$ $b_6$ $b_5$ $b_4$ $b_3$ $b_2$ $b_1$  |  |

## Stack Operations by Example before | after PUSH AF| address (byte) | SP moves before | each load done before moving SP | F A | F A | | F A | F A |

bits of F

(section of the 16-bit

memory space: same

5-byte section shown

in all three figures)

| Stack Operations                     |                    |                                |            |  |  |
|--------------------------------------|--------------------|--------------------------------|------------|--|--|
| operation                            | r16                | AF                             | PC         |  |  |
| push<br>the value that's in register | PUSH <i>r16</i>    | PUSH AF                        |            |  |  |
| pop<br>top stack element to register | POP <i>r16</i> 3/1 | POP AF<br>3/1 see figure above | RET<br>4/1 |  |  |

most to least significant F's low nibble is always (

| Increm                 | Increments and Decrements      |                             |                |               |  |  |
|------------------------|--------------------------------|-----------------------------|----------------|---------------|--|--|
| operation              | r8                             | [HL]                        | r16            | SP            |  |  |
| increment (add 1)      | INC <i>r8</i><br>1 Z=• N=0 H=• | INC [HL]<br>3/1 Z=• N=0 H=• | INC r16        | INC SP        |  |  |
| decrement (subtract 1) | DEC <i>r8</i><br>1 Z=● N=1 H=● | DEC [HL]<br>3/1 Z=● N=1 H=● | DEC r16<br>2/1 | DEC SP<br>2/1 |  |  |

|   | 8-Bit Arithmetics on A   |                      |                          |                                  |  |  |
|---|--|----------------------|--------------------------|----------------------------------|--|--|
| 1 | operation  | n8                   | r8                       | [HL]                             |  |  |
| 1 | add  |                      |                          | ADD [HL]                         |  |  |
|   | add carry flag and<br>z=• N=0 H=• C=•                            | ADC <i>n8</i> 2 s.l. | ADC <i>r8</i> 1 s.l.     | ADC [HL]                         |  |  |
|   | subtract<br>subtract carry flag and<br>Z=• N=1 H=• C=•           |                      |                          | SUB [HL]<br>SBC [HL]<br>2/1 s.l. |  |  |
|   | COMPARE (subtract but leave A) Z := argument==A; C := argument>A |                      | CP <i>r8</i><br>1 s. SUB | <b>CP [HL]</b> 2/1 s. SUB        |  |  |

| Bitwise/Logic Operations on |  |                         |                         |                      |
|-----------------------------|--|-------------------------|-------------------------|----------------------|
| _                           | operation  | with n8                 | with r8                 | with [HL]            |
|                             | AND<br>Z=● N=C=0 H=1                                   | AND <i>n8</i> 2 s.l.    | AND <i>r8</i><br>1 s.l. | AND [HL]<br>2/1 s.l. |
|                             | OR<br>Z=● N=H=C=0                                      | OR <i>n8</i> 2 s.l.     | OR <i>r8</i><br>1 s.l.  | OR [HL]<br>2/1 s.l.  |
| ]                           | XOR (exclusive OR)<br>z=• N=H=C=0                      | XOR <i>n8</i><br>2 s.l. | XOR <i>r8</i><br>1 s.l. | XOR [HL]<br>2/1 s.l. |
| ]                           | NOT, a unary operation<br>(255–A; XOR 255; complement) | CPL<br>1 N=H=1          |                         |                      |

| ] | Bit Operations             |                                     |  |                     |  |  |
|---|----------------------------|-------------------------------------|--|---------------------|--|--|
| J | operation                  | on <i>u3, r8</i>                    | on <i>u3</i> , [HL]                      | on C=F <sub>4</sub> |  |  |
| ] | load to !Z<br>Z=• N=0 H=1  | BIT <i>u3, r8</i> <sub>2 s.l.</sub> | BIT <i>u3</i> , [HL] <sub>3/2 s.l.</sub> |                     |  |  |
| ] | reset<br>(set to 0; clear) | RES <i>u3</i> , <i>r8</i>           | RES <i>u3</i> , [HL]                     |                     |  |  |
| ] | set<br>(set to 1)          | SET <i>u3, r8</i>                   | SET <i>u3</i> , [HL]                     | SCF<br>1 N=H=0 C=1  |  |  |
| ] | complement (apply NOT)     |                                     |  | CCF<br>1 N=H=0 C=!C |  |  |

## 16-Bit Loads and SP Arithmetics "LD r16, r16" does not exist. LD r16, n16 Replicate with LD r8, r8'. r16 LD SP. n16 HL LD SP, HL LD [*n16*], SP LD HL, SP+e8 SP ADD SP, e8 LSB goes to n16, MSB to n16+1. [n16] 3/2 Z=N=0 H=● C=● 4/2 Z=N=0 H=● C=●

| 16-Bit Arithmetics |                  |                 |  |  |
|--------------------|------------------|-----------------|--|--|
| operation          | <i>r16</i> to HL | SP to HL        | e8 to SP   |  |
| add                |                  | 2/1 N=0 H=• C=• | ADD SP, e8<br>4/2 Z=N=0 H=• C=•<br>flags set for LSB |  |

| Jumps, Calls and Returns  |                 |  |  |  |  |
|---|-----------------|--|--|--|--|
| operation   | always          | if cc  |  |  |  |
| jump anywhere<br>("LD PC, n16")                                 | JP n16<br>4/3   | JP <i>cc</i> , <i>n16</i> (4 true, 3 false)/3    |  |  |  |
| jump relatively to a n16 that's -130125 bytes from here         | JR <i>n16</i>   | JR <i>cc</i> , <i>n16</i><br>(3 true, 2 false)/2 |  |  |  |
| jump to HL<br>("LD PC, HL")                                     | JP HL           |  |  |  |  |
| call anything ("PUSH PC" of next instruction and JP n16)        | CALL n16<br>6/3 | CALL cc, n16<br>(6 true, 3 false)/3              |  |  |  |
| call 8*u3<br>(faster CALL {\$00, \$08, \$10,, \$30, \$38})      | RST <i>n16</i>  |  |  |  |  |
| return<br>("POP PC")  | RET<br>4/1      | RET cc<br>(5 true, 2 false)/1                    |  |  |  |
| return and enable interrupts (shorthand for El followed by RET) | RETI<br>4/1     |  |  |  |  |

| (   | ,   |  |  |  |  |
|---|---|--|--|--|--|
| Miscellaneous   |   |  |  |  |  |
| operation   | instruction   |  |  |  |  |
| make A a BCD again after ADD, ADC, SUB, SBC another BCD             | DAA<br>1 Z=● C=(● OR'd with C) H=0                        |  |  |  |  |
| disable interrupts also done automatically on interrupt             | DI<br>1   |  |  |  |  |
| enable interrupts after the instruction following EI                | EI<br>1   |  |  |  |  |
| wait for interrupt in low energy mode                               | HALT -/1 (might read next byte twice)                     |  |  |  |  |
| apply CGB speed switch if KEY1/SPD (\$FF4D) bit 0 set, otherwise:   | STOP<br>-/2 (might only read the first)                   |  |  |  |  |
| wait for button press<br>in super low energy mode – requires P1 on! | Beware: STOP has some weird behavior. Might damage a DMG. |  |  |  |  |
| do nothing<br>(no operation; "INC PC")                              | NOP<br>1  |  |  |  |  |

LEGENDIA: One of the Shir registers (A. B., C. D. E. H. I.). Frontains flags and doesn't court as *rB*. An B-Legen District of the Shir registers (A. B., C. D. E. H. I.). Frontains flags and doesn't court as *rB*. An B-Legen that's explicitly signed. *AB*: One of the 16-bit registers (BC, DE, H.), composed of the stance, a. B. B.C's most significant byte (MSB) is shared with register B. This also applies to AF, but it doesn't decirated by Eack pointed and CC (program counter) registers. *AB* 6. A belt integer (susully unsigned). Set W.T. flag Z clear; C. Flag C set NC. flag C clear). *AS* An unsigned 3-bit integer (B1's Value pointed to by AB.