

# IS66WVO32M8DALL/BLL IS67WVO32M8DALL/BLL

# 256Mb OctalRAM

1.8V/3.0V SERIAL PSRAM MEMORY WITH 200MHZ DTR OPI (OCTAL PERIPHERAL INTERFACE) PROTOCOL

**DATA SHEET** 



## 256Mb OctalRAM

## SERIAL PSRAM MEMORY WITH 200MHz DTR OPI (Octal Peripheral Interface) Protocol

## **FEATURES**

## • Industry Standard Serial Interface

- Octal Peripheral Interface (OPI) Protocol
- Low Signal Counts :11 Signal pins (CS#, SCLK, DQSM, SIO0~SIO7)

## • High Performance

- Up to 400MB/s
- Double Transfer Rate (DTR) Operation
- 200MHz (400MB/s) at 105°C
- Source Synchronous Output signal during Read Operation (DQSM)
- Data Mask during Write Operation (DQSM)
- Configurable Latency for Read/Write Operation)
- Supports Variable Latency mode and Fixed Latency mode
- Configurable Drive Strength
- Supports Wrapped Burst mode and Continuous Burst mode
- Supports Deep Power Down mode
- Hidden Refresh

#### Burst Operation

- Configurable Wrapped Burst Length: 16, 32, 64, and 128
- Word Order Burst Sequence
- Continuous Burst Operation:
   Continues Read operation until the end of array address
   Continues Write operation even after the end of array address

#### Low Power Consumption

- Single 1.7V to 1.95V Voltage Supply
- Single 2.7V to 3.6V Voltage Supply
- 750 μA Standby Current (typ.)

#### Hardware Features

- SCLK Input: Serial clock input
- SIO0 SIO7:

Serial Data Input or Serial Data Output

- DQSM:
  - Output during command, address transactions as Refresh Collision Indicator
  - Output during read data transactions as Read Data Strobe
  - Input during write data transactions as Write Data Mask
- **RESET#:** Hardware Reset pin

#### • Temperature Grades

- Industrial: -40°C to +85°C
- Auto (A2) Grade: -40°C to +105°C

## Industry Standard PACKAGE

- B = 24-ball TFBGA 6x8mm 5x5 Array
- KGD (Call Factory)



#### **GENERAL DESCRIPTION**

The IS66/67WVO32M8DALL/BLL are integrated memory device containing 256Mb Pseudo Static Random Access Memory using a self-refresh DRAM array organized as 32M words by 8 bits.

The device supports Octal Peripheral Interface (Address, Command, and Data through 8 SIO pins), Very Low Signal Count (11 signal pins; SCLK, CS#, DQSM, and 8 SIOs), Hidden Refresh Operation, and Automotive temperature (A2, -40°C to +105°C) operation.

Due to DTR operation, minimum transferred data size is word (16 bits) base instead of byte (8 bits) base.

#### PERFORMANCE SUMMARY

Read / Write Operation	
Maximum Clock Rate at 3.0V VCC/VCCQ	200 MHz
Maximum Clock Rate at 1.8V VCC/VCCQ	200 MHz

Maximum Current Consumption				
VCC Active Read Current	3V, 166MHz	30 mA		
VCC Active Read Current	1.8V, 200MHz	30 mA		
VCC Active Write Current	3V, 166MHz	25 mA		
VCC Active write Current	1.8V, 200MHz	25 mA		
Standby (CS# Lliab 105°C)	3V	1200 uA		
Standby (CS# = High, 105°C)	1.8V	1200 uA		
Deep Power Down (CS# = High, 105°C)	3V	50 uA		
Deep Fower Down (C5# = Figh, 105 C)	1.8V	30 uA		





## **TABLE OF CONTENTS**


FE	ATURES	2
GE	NERAL DESCRIPTION	3
PE	RFORMANCE SUMMARY	3
TAI	BLE OF CONTENTS	4
1.	PIN CONFIGURATION	5
2.	PIN DESCRIPTIONS	6
3.	BLOCK DIAGRAM	7
4.	COMMAND AND ADDRESS ASSIGNMENTs	8
5.	Memory READ/WRITE OPERATIONS	g
	5.1 Memory READ OPERATIONS	g
	5.2 WRITE OPERATIONS	13
	5.3 PREAMBLE BIT Data PATTERN READ OPERATION	16
	5.4 RESET OPERATION	17
	5.5 POWER-UP INITIALIZATION	18
6.	REGISTER	19
	6.1 REGISTER READ/WRITE OPERATION	19
	6.2 CONFIGURATION REGISTER	20
	6.3 DEVICE IDENTIFICATION REGISTER	25
7.	ELECTRICAL CHARACTERISTICS	26
	7.1 ABSOLUTE MAXIMUM RATINGS (1)	26
	7.2 OPERATING RANGE	26
	7.3 DC CHARACTERISTICS	
	7.4 AC Measurement Conditions	28
	7.5 PIN CAPACITANCE (TA = 25°C, VCC=1.8V/ 3V, 1MHz)	28
	7.6 AC CHARACTERISTICS	
8.	PACKAGE TYPE INFORMATION	32
	8.1 24-Ball Thin Profile Fine Pitch BGA 6x8mm 5x5 BALL ARRAY (B)	32
q	ORDERING INFORMATION - Valid Part Numbers	33



## 1. PIN CONFIGURATION

# 24-ball TFBGA (5x5 ball array)

Top View, Balls Facing Down








## 2. PIN DESCRIPTIONS

SYMBOL	TYPE	DESCRIPTION
CS#	INPUT	<b>Chip Select:</b> Bus transactions are initiated with a High to Low transition. Bus transactions are initiated with a Low to High transition.
DQSM	INPUT/OUTPUT	Refresh Collision Indicator <sup>(2)</sup> , Data Strobe Signal in Read operation, and Write Data Mask in Write operation:
RESET# <sup>(1)</sup>	INPUT	<b>RESET#:</b> The RESET# pin is a hardware RESET signal. When RESET# is driven High, the memory is in the normal operating mode. When RESET# is driven Low, the memory enters reset mode and output is High-Z.
SIO0-SIO7	INPUT	Serial Data Input & Output pins.
SCLK	INPUT	Serial Data Clock: Synchronized Clock for input and output timing operations.
VCC	POWER	Power Supply
VCCQ	POWER	IO Power Supply
VSS	GROUND	Ground
VSSQ	GROUND	IO Ground
RFU	Reserved	RFU: Reserved for future use: May or may not be connected internally.
NC	Unused	NC: No Connect: Not connected internally. The ball may be used in PCB routing.

- RESET# pin has an internal pull-up.
   Contact ISSI MKT for DQSM without Refresh Collision Indicator



# 3. BLOCK DIAGRAM






# 4. COMMAND AND ADDRESS ASSIGNMENTS

The device is serial interface, so all command and address inputs are transferred through SIO pins.

Figure 4.1 Command and Address Cycles



#### Notes:

- 1. The figure shows the initial three clock cycles of all operations on the OctalRAM Interface.
- 2. Command and Address information is "center aligned" with the clock during both Read and Write operations.

Table 4.1 Command / Address bit assignment

Clock	1 <sup>St</sup> clock	2 <sup>nd</sup> clock Row address		3 <sup>rd</sup> clock Column address	
Function	Command				
SIO[7]		Reserved	RA7	CA9	Reserved
SIO[6]		RA14	RA6	CA8	Reserved
SIO[5]		RA13	RA5	CA7	Reserved
SIO[4]		RA12	RA4	CA6	Reserved
SIO[3]	Command	RA11	RA3	CA5	CA3
SIO[2]	-	RA10	RA2	CA4	CA2
SIO[1]		RA9	RA1	Reserved	CA1
SIO[0]		RA8	RA0	Reserved	CA0 <sup>(3)</sup>

- 1. The 256Mb OctalRAM address assignments:
  - Row Address 14 ~ 0: 32K (15bits), Column Address 9 ~ 0: 1k (10bits), 256Mb density = 32K X 1K X 8 (bits)
- 2. Data is always transferred in full word increment (word granularity -2 bytes-transfer).
- 3. Column Address A0 should be always 0.

Table 4.2 Command / Address bit assignment


Command	1 <sup>St</sup> c	1 <sup>st</sup> clock		2 <sup>nd</sup> clock		3 <sup>rd</sup> clock	
Command	Command		Row address		Column address		
Memory READ with continuous burst	A0h	00h	RA[14:0]		CA[9:0]		
Memory READ with wrapped burst	80h	00h	RA[14:0]		CA[9:0]		
Memory WRITE with continuous burst	20h	00h	RA[14:0]		CA[9:0]		
Memory WRITE with wrapped burst	00h	00h	RA[14:0]		CA[9:0]		
Identification Register (read only)	C0h or E0h	00h	00h 00h		00h	00h	
Configuration Register READ	C0h or E0h	00h	00h	04h	00h	00h	
Configuration Register WRITE	40h or 60h	00h	00h	04h	00h	00h	
Preamble Bit Pattern READ	F0h	00h	Don't care		CA[9:1] Don't care CA[0] Pattern Selection		



## 5. Memory READ/WRITE OPERATIONS

#### **5.1 MEMORY READ OPERATIONS**

Figure 5.1 Read Timing Diagram - No Refresh Collision at Variable Latency READ (1LC operation)



- 1. The Latency count is defined by the initial latency value in a configuration register.
- 2. Latency count (LC) is 3 clocks, CR [8] =1 (DQSM 1 clock pre-cycle before Valid READ Data).
- 3. Diagram in the figure above is representative of variable latency with no refresh collision access.
- 4. Read access (LC) starts once RA [7:0] is captured (falling edge of 2<sup>nd</sup> command/address clock)
- 5. The memory drives DQSM during read cycles.
- 6. DQSM is a read data strobe with data values edge aligned with the transitions of DQSM driven by the OctalRAM.
- 7. Column address A0 must be 0.







Figure 5.2 Read Timing Diagram - Refresh Collision at Variable-Latency READ (2LC operation)

- 1. The Latency count is defined by the initial latency value in a configuration register.
- 2. Latency count (LC) is 3 clocks, CR [8] =1 (DQSM 1 clock pre-cycle before Valid READ Data).
- 3. Diagram in the figure above is representative of variable latency with refresh collision or fixed-latency access (2LC operation).
- 4. In this Read there is a 2 Latency Count (2LC) for read access.
- 5. Read access (LC) starts once RA [7:0] is captured.
- 6. The memory drives DQSM during read cycles.
- 7. DQSM is a read data strobe with data values edge aligned with the transitions of DQSM.
- 8. Column address A0 must be 0.
- 9. Fixed initial READ access latency outputs the first data at a consistent time regardless of worst-case refresh collisions.




## Figure 5.3 Data Valid Timing



- 1. Burst READ data valid timing in detail.
- 2. tAC defines CLK transition to DQ Valid.
- 3. tDQSCK defines CLK transition to DQSM Valid.
- 4. tDQSQ defines DQSM-DQ skew.
- 5. tQHS defines Data Hold skew factor.
- 6. tQH defines DQ hold time from DQSM.



## Figure 5.4 READ Burst Wrap



- 1. CS# can stay Low between burst operations, but CS# must not remain Low longer than tCSM.
- 2. Read operation can be ended at any time by bringing CS# High.
- 3. Continues Read operation until last address. Continuing beyond last address, undefined data will be available.



#### **5.2 WRITE OPERATIONS**

CS# Latency Count (LC=3) **SCLK** tis tiH tDQSV **tDQSCK** DQSM=0 **DQSM** tDMV 4—1 tis tih D3 D2 SIO[7:0] masking masking Command Row address Column address Data input Data input Command & Address cycles DQSM=High: Data input masked

Figure 5.5 No Refresh Collision at Variable Latency WRITE (1LC) / Data Input Masking

- 1. The Latency count is defined by the initial latency value in a configuration register.
- 2. Latency count (LC) is 3 clocks.
- 3. Diagram in the figure above is representative of variable latency with no refresh collision access.
- 4. Write access (LC) starts once RA [7:0] is captured.
- 5. The memory drives DQSM "Low" during command address cycles and DQSM goes to "Hi-Z" after command address cycles.
- 6. The system memory controller must drive DQSM to a valid Low before the end of initial latency to provide a data mask preamble time.
  - This can be done during the last cycle of LC cycle.
- 7. During Write data input, data is center aligned with the clock.
- 8. During Write data input, DQSM indicates whether each data byte is masked with DQSM High or not masked with DQSM Low.
- 9. D1, D3 are masked.
- 10. Column address A0 must be 0.







Figure 5.6 Refresh Collision at Variable Latency WRITE (2LC) / Data Input Masking

- 1. The Latency count is defined by the initial latency value in a configuration register.
- 2. Latency count (LC) is 3 clocks.
- 3. Diagram in the figure above is representative of variable latency with refresh collision or fixed-latency access. (2LC operation)
- 4. In this Write there is a latency count (2LC) for WRITE operation
- 5. Write access (LC) starts once RA [7:0] is captured.
- 6. The memory drives DQSM Low during command address cycles and DQSM goes to "Hi-Z" after command address cycles.
- 7. The system memory controller must drive DQSM to a valid Low before the end of initial latency to provide a data mask preamble time.
  - This can be done during the last cycle of LC cycle.
- 8. During Write data input, data is center aligned with the clock.
- 9. During Write data input, DQSM indicates whether each data byte is masked with DQSM High or not masked with DQSM Low.
- 10. D1, D3 are masked.
- 11. Column address A0 must be 0.



## Figure 5.7 WRITE Burst Wrap



- 1. CS# can stay Low between burst operations, but CS# must not remain Low longer than tCSM.
- 2. Write operation can be ended at any time by bringing CS# High.
- 3. When continuous burst write reaches the last address in the memory array, continuing the burst will write to the beginning of the address.



#### 5.3 PREAMBLE BIT DATA PATTERN READ OPERATION

The Preamble Bit Data Pattern READ Operation can improve data capture reliability while the OctalRAM is running in high frequency, while supporting the System/Memory Controller to determine the data output valid windows more easily.

The Preamble Bit is designed as a 16-bits data pattern, it can be output by Preamble Bit READ Command (F0h + 00h). The Row Address and Column Address are "don't care", except Column Address A0 is used for selecting the pattern.

Once Preamble Bit feature is enabled, a fixed 16-bits data pattern will output on all SIO pins, according to A0 setting in Column Address. Refer to "Table 5.1. Preamble Bit Data Pattern SIO assignments".

The Latency Count values are defined in configuration register CR [7-4] which is the same as Read timing diagram -1LC operation case.




Figure 5.8 Preamble Bit Data Pattern READ Timing, No Refresh Collision at Variable Latency

- 1. Latency Count (LC) = 3 clocks, CR[8]=1 (DQSM 1 clock pre-cycle before Valid READ Data)
- 2. The memory drives DQSM during the entire Data Learning Pattern Read.
- 3. The required latency count is device and clock frequency dependent.
- 4. Column address A0 is used for pattern selection, and Row address RA [14:0] and Column address CA [9:1] are don't care.


Table 5.1 Preamble Bit Data Pattern SIO assignments

Column Address A0	All SIOs (except SIO3)	SIO3
A0=0	0011 0100 1001 1010	0011 0101 0001 0100
A0=1	0101 0101 0101 0101	0101 0101 0101 0101



## **5.4 RESET OPERATION**

## Figure 5.9 RESET Timing




**Table 5.2 RESET Timing Parameters** 

Parameter	Description	Min	Max	Unit
tSHRL	RESET# Low after CS# High	15	-	ns
tRLRH	RESET# Low Pulse width	10	-	us
tRHSL	RESET# High before CS# Low	10	1	us



## **5.5 POWER-UP INITIALIZATION**








#### 6. REGISTER

The device has 16 bit Configuration Register and ID Register, and they can be accessed by Register Read or Write command.

#### **6.1 REGISTER READ/WRITE OPERATION**


Figure 6.1 Register WRITE, No Refresh Collision at Variable Latency



#### Notes:

- 1. The device drives DQSM "Low or High for Refresh indication" during command address cycles, which must be ignored by host. DQSM goes to "Hi-Z" after command address cycles.
- 2. The register value is always provided immediately after the Command Address cycles ( 0 cycle latency)
- 3. The DQSM signal keep Hi-Z during register data-in cycles. DQSM will be ignored by host and device during entire register write operation.

Figure 6.2 Register READ (Initial Latency = 1LC), No Refresh Collision at Variable Latency



- 1. The device drives DQSM "Low or High for Refresh indication" during command address cycles, which must be ignored by host. DQSM goes to "Low" after command address cycles until DQSM pre-cycle.
- Initial Latency is 1LC for Register Read operation when DQSM is Low during command & address cycle.
   Refresh Indication. Initial Latency is always 2LC for Register Read operation when fixed initial latency is selected by configuration register.
- DQSM is a read data strobe with register values edge aligned with the transitions of DQSM driven by the device.



## **6.2 CONFIGURATION REGISTER**

The Configuration Register is able to change the defaulted status of the device. The device will be configured after the CR bit is set.

**Table 6.1 Configuration Register** 

Bit	Function	Settings (Binary)
15	Deep Power Down Enable	Normal operation (default)     Writing 0 to CR [15] causes the device to enter Deep Power Down.
14-12	ODS (Output Drive Strength)	Refer to "Table 6.2. Output Driver Strength Table"
11-9	Reserved	Set to 000b
8	DQSM READ Pre-cycle	1 - 1 clock 0 - 0 clock (default)
7-4	Latency counter	Refer to "Table 6.3. Latency counter Table"
3	Initial Access Latency	0 - Variable Latency (default) 1 - Fixed Latency
2	Reserved	Set to 0b
1-0	Burst Length	00- 128 bytes 01- 64 bytes <b>10- 32 bytes (default)</b> 11- 16 bytes

**Table 6.2 Output Driver Strength Table** 

ODS2	ODS1	ODS0	Description
0	0	0	146 Ohms
0	0	1	76 Ohms
0	1	0	52 Ohms
0	1	1	41 Ohms
1	0	0	34 Ohms
1	0	1	30 Ohms
1	1	0	26 Ohms
1	1	1	24 Ohms (Default)

**Table 6.3 Latency counter Table** 

CR[7:4]	Latency Counter			
0000	3 clocks			
0001	4 clocks			
0010	5 clocks (default at 3V)			
0011	6 clocks			
0100	7 clocks			
0101	8 clocks(default at 1.8V)			
0110~1111	Reserved			



## 6.2.1 WRAPPED BURST LENGTH

**Table 6.4 Wrapped Burst Sequences** 

Command	Configuration Register[1:0]	Burst Type	Wrap Boundary Col. Addr	Start Address (Hex)	Address Sequence (Hex) : Bytes
Read	00	Wrap 128	CA[6:0]	XXXXXX06	07. 06, 09, 08, 7F, 7E, 01, 00, 03, 02, 05, 04, 07, 06,
Write	00	Wrap 128	CA[6:0]	XXXXXX06	07. 06, 09, 08, 7F, 7E, 01, 00, 03, 02, 05, 04, 07, 06,
Read	01	Wrap 64	CA[5:0]	XXXXXX02	03. 02, 05, 04, 07, 06, 3D, 3C, 3F, 3E, 01, 00, 03, 02,
Write	01	Wrap 64	CA[5:0]	XXXXXX02	03. 02, 05, 04, 07, 06, 3D, 3C, 3F, 3E, 01, 00, 03, 02,
Read	10	Wrap 32	CA[4:0]	XXXXXX1A	1B. 1A, 1D, 1C, 1F, 1E, 17, 16, 19, 18, 1B, 1A, 1C, 1B,
Write	10	Wrap 32	CA[4:0]	XXXXXX1A	1B. 1A, 1D, 1C, 1F, 1E, 17, 16, 19, 18, 1B, 1A, 1C, 1B,
Read	11	Wrap 16	CA[3:0]	XXXXXX0A	0B. 0A, 0D, 0C, 0F, 0E, 01, 00, 07, 06, 09, 08, 0B, 0A,
Write	11	Wrap 16	CA[3:0]	XXXXXX0A	0B. 0A, 0D, 0C, 0F, 0E, 01, 00, 07, 06, 09, 08, 0B, 0A,
Read	XX	Continuous	X	XXXXXX0C	0D, 0C, 0F, 0E, 11, 10, 13, 12, 15, 14, 17, 16, 19. 18,
Write	XX	Continuous	Х	XXXXXX0C	0D, 0C, 0F, 0E, 11, 10, 13, 12, 15, 14, 17, 16, 19. 18,

**Notes:** When Continuous burst type is operated on burst operations, Memory access address will increase continuously regardless of Burst Wrap Length code.



## 6.2.2 INITIAL LATENCY (CR [3])

Initial Latency for Variable Latency setting (CR [3]=0) is LC or 2LC, based on Refresh Collision like below table. So host chipset must monitor DQSM signal, which indicates Refresh Collision occurrence or not. But Initial Latency for Fixed Latency setting (CR [3] = 1) is always 2LC.

Table 6.5 Variable Latency (CR[3] = 0)

Latency code CR[7:4]	Initial Latency	Maximum Operating Frequency		
	No Refresh Collision (LC)	Refresh Collision (2LC)	1.8V	3.0V
0000	3 clocks	6 clocks	83Mhz	83Mhz
0001	4 clocks	8 clocks	100Mhz	100Mhz
0010	5 clocks (default at 3V)	10 clocks	166Mhz	133Mhz
0011	6 clocks	12 clocks	166MHz	166MHz
0100	7 clocks	14 clocks	200MHz	200MHz
0101	8 clocks(default at 1.8V)	16 clocks	200Mhz	200MHz
0100 - 1111	Reserved	- NA		A

Notes: Default setting for 1.8V device is "0101", and that for 3.0V device is "0010".

**Table 6.6 Initial Latency Summary Table** 


able 0.0 illitial Latericy Outliniary Table									
Destination	Operating	Variable mo initial Late		Fixed mode					
	mode	No Refresh Collision	Refresh Collision	Initial Latency Count					
Momory	READ	1LC	2LC	2LC					
Memory	WRITE	1LC	2LC <sup>(2)</sup>	2LC <sup>(2)</sup>					
Register	READ	1LC <b>2LC</b> <sup>(2)</sup>		2LC <sup>(2)</sup>					
	WRITE	0LC		0LC					


- 1. LC means Latency Counter clocks, which is in Configuration Register Bit [7:4], as defined in "Table 6.1" and ."Table 6.3".
- 2. Contact ISSI MKT if 1LC is required instead of 2LC.



## 6.2.3 DQSM READ Pre-Cycle (CR [8])

CR [8] defines DQSM Pre-Cycle.





- 1. Latency count (LC) is 3 clocks.
- 2. When Configuration Register bit8 = 0, the Device will output DQSM with valid data cycle.
- 3. When Configuration Register bit8 = 1, the Device will output dummy DQSM one clock cycle period prior to valid data cycle.
- 4. The memory drives DQSM during read cycles.



## 6.2.4 Deep Power Down (CR [15])

Figure 6.4 Deep Power Down Entry Timing





Figure 6.4 Deep Power Down Exit Timing



**Notes:** Memory Cell Data cannot be retained at deep power down(DPD) mode.

**Table 6.7 Deep Power Down Timing Parameters** 

Parameter	Description		Max	Unit
tDPDIN	Deep Power Down CR[15]=0 register write to DPD power level	150	ı	us
tDPDX	CS# Low period to exit from Deep Power Down	200		ns
tDPDOUT	CS# Low then High to Standby wakeup time	-	150	us



## **6.3 DEVICE IDENTIFICATION REGISTER**

It is a read only, non-volatile, word register that provides device information The device information fields can be identified as below.

- a. Device Type
- b. Density
  - i. Row address bit count
  - ii. Column address bit count
- c. Manufacturer

## Table 6.8 ID Register

Bits	Function	Settings (Binary)
15 - 13	Device Voltage	000: 1.8V 001: 3V
12 - 8	Row address bit count	00000 : 1 row address 01110 : 15 row address 11111 : 32 row address
7 - 4	Column address bit count	0000 : 1 column address 1001: 10 column address 1111 : 16 column address
3 - 0	Manufacturer	0011 (ISSI)



## 7. ELECTRICAL CHARACTERISTICS

## 7.1 ABSOLUTE MAXIMUM RATINGS (1)

Storage Temperature	-65°C to +150°C
Input Voltage with Respect to Ground on All Pins	-0.5V to V <sub>CC</sub> + 0.5V
All Output Voltage with Respect to Ground	-0.5V to V <sub>CC</sub> + 0.5V
Vcc	-0.5V to +4.0V
Electrostatic Discharge Voltage (Human Body Model) <sup>(2)</sup>	-2000V to +2000V

#### Notes:

- 1. Applied conditions greater than those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. ANSI/ESDA/JEDEC JS-001

#### 7.2 OPERATING RANGE

	Industrial Grade	-40°C to 85°C
Operating Temperature	Automotive Grade A1	-40°C to 85°C
	Automotive Grade A2	-40°C to 105°C
V Dower Cumby	IS66/67WVO32M8DALL	1.70V (VMIN) –1.95V (VMAX); 1.8V (Typ)
V <sub>CC</sub> Power Supply	IS66/67WVO32M8DBLL	2.7V (VMIN) -3.6V (VMAX); 3.0V (Typ)





#### 7.3 DC CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
lLI	Input Leakage Current 3V Device Reset Signal Only	-	-	±10.0	uA	VIN = VSS to VCC, VCC = VCC max	
ILI	Input Leakage Current 1.8V Device Reset Signal Only	-	-	±5.0	uA	VIN = VSS to VCC, VCC = VCC max	
			25	30		CS# = VIL, @200MHz, VCC = 1.9V	
ICC1	VCC Active Read Current	-	25	30	mA	CS# = VIL, @166MHz, VCC = 3.6V	
	VCC Active Write Current	_	20	25	mA	CS# = VIL, @200MHz, VCC = 1.9V	
ICC2	VOC Active Write Current	-	20	25	IIIA	CS# = VIL, @166MHz, VCC = 3.6V	
ICC4I	VCC Standby Current for Industrial (-40°C to +85°C)	-	750	800		2011 1/20 1/20	
ICC4IP	VCC Standby Current for Extended (-40°C to +105°C)	-	750	1200	uA	CS#, VCC=VCC max	
ICC5	Reset Current	-	5	10	mA	CS# = VIH, RESET# = VSS +/- 0.3V, VCC = VCC max	
ICC6I	Active Clock Stop Current for Industrial (-40°C to +85°C)	-	5	10		CS# = VIL, RESET# = VCC +/- 0.3V, VCC =	
ICC6IP	Active Clock Stop Current for Extended (-40°C to +105°C)	-	5	10	mA	VCC max	
ICC7	VCC Current during power up	-	-	40	mA	CS#,= H, VCC= VCC max, VCC=VCCQ= 1.95V or 3.6V	
	Deep Power Down Current 3V for Industrial (-40°C to +85°C)	-	-	30		CS#, VCC = 3.6V	
IDPDI	Deep Power Down Current 1.8V for Industrial (-40°C to +85°C)	-	-	20	uA	CS#, VCC = 1.9V	
	Deep Power Down Current 3V for Extended (-40°C to +105°C)		-	50		CS#, VCC = 3.6V	
IDPDIP	Deep Power Down Current 1.8V for Extended (-40°C to +105°C)		-	30	uA	CS#, VCC = 1.9V	
VIL <sup>(1)</sup>	Input Low Voltage	-0.5	-	0.3V <sub>CC</sub>	V		
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage	0.7V <sub>CC</sub>	-	V <sub>CC</sub> + 0.3	V		
VoL	Output Low Voltage		-	0.2	V	Ι <sub>οL</sub> = 100 μΑ	
Vон	Output High Voltage	V <sub>CC</sub> - 0.2	-		V	I <sub>OH</sub> = -100 μA	


- 1. Maximum DC voltage on input or I/O pins is VCC + 0.5V. During voltage transitions, input or I/O pins may overshoot VCC by +2.0V for a period of time not to exceed 20ns. Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, input or I/O pins may undershoot GND by -2.0V for a period of time not to exceed 20ns.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at Vcc = Vcc (Typ).



## 7.4 AC MEASUREMENT CONDITIONS

Symbol	Parameter	Min	Max	Units
CL	Output Load Capacitance		20	pF
TR,TF	Input Rise and Fall Times	2		V/ns
VIN	Input Pulse Voltages	OV to Vccq		V
VREFI	Input Timing Reference Voltages	VCCQ/2		V
VREFO	Output Timing Reference Voltages	VCCQ/2		V

Figure 7.1 Test Setup



# 7.5 PIN CAPACITANCE (TA = 25°C, VCC=1.8V/ 3V, 1MHZ)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance (CS#, SCLK)	V <sub>IN</sub> = 0V	3	-	4.5	pF
Сіл/оит	Input/Output Capacitance (SIO, DQSM)	VIN/OUT = 0V	3		4.0	pF

#### Note

1. These parameters are characterized and not 100% tested.






## 7.6 AC CHARACTERISTICS

# 7.6.1 Read Timing Parameters (1.8V)

Comple ed	Donomoton.	200MI	Ηz	166MHz		
Symbol	Parameter	Min.	Max.	Min.	Max	Unit
LC	Latency Counter ( No Refresh Collision)	7	-	5	-	clock
tRWR	Read-Write Recovery Time	35	-	30	-	ns
tCK	Clock(CLK) Period	5	-	6	-	ns
tCH	Clock High level width	0.45	-	0.45	-	tCKmi
tCL	Clock Low level width	0.45	-	0.45	-	tCKmi
tHP	Clock half period	Min(tCH,tCL)	-	Min(tCH,tCL)	-	ns
tDQSV	CS# Active to DQSM valid	-	12	-	12	ns
tAC	Clock transition to DQ valid	0.9	5	1	5.5	ns
tDQSCK	Clock transition to DQSM valid	0.9	5	1	5.5	ns
tCSP	CS# High Between READ/WRITE	6	-	6	-	ns
tCSS	CS# Setup to next CLK Rising Edge	3	-	3	-	ns
tCSH	CS# Hold After CLK Falling Edge	2	-	2	-	ns
tIS	Input Setup	0.5	-	0.6	-	ns
tIH	Input Hold	0.5	-	0.6	-	ns
tDQSQ	DQSM-DQ Skew	-	0.4	-	0.45	ns
tQHS	Data Hold Skew factor	-	0.8	-	0.85	ns
tQH	DQ hold time from DQSM	tHP-tQHS	-	tHP-tQHS	-	ns
tLZ	Clock to DQ Low-Z	0	-	0	-	ns
tHZ	CS# Inactive to DQSM and DQ High-Z	-	5	-	6	ns
tCSM	Chip Select Maximum Low Time ( ~ 85°C)	-	4.0	-	4.0	us
tCSM	Chip Select Maximum Low Time ( ~ 105°C)	-	1.0	-	1.0	us





# 7.6.2 Read Timing Parameters (3.0V)

Cumbal	Davamatar	200M	Hz	166M	Hz	11
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
LC	Latency Counter ( No Refresh Collision)	7	-	6	-	clock
tRWR	Read-Write Recovery Time	35	-	36	-	ns
tCK	Clock(CLK) Period	5	-	6	-	ns
tCH	Clock High level width	0.45	-	0.45	-	tCKmi
tCL	Clock Low level width	0.45	-	0.45	-	tCKmi
tHP	Clock half period	Min(tCH,tCL)	-	Min(tCH,tCL)	-	ns
tDQSV	CS# Active to DQSM valid	-	12	-	12	ns
tAC	Clock transition to DQ valid	0.9	6.0	1	6.5	ns
tDQSCK	Clock transition to DQSM valid	0.9	6.0	1	6.5	ns
tCSP	CS# High Between READ/WRITE	6	-	6	-	ns
tCSS	CS# Setup to next CLK Rising Edge	3	-	3	-	ns
tCSH	CS# Hold After CLK Falling Edge	2	-	2	-	ns
tIS	Input Setup	0.5	-	0.6	-	ns
tIH	Input Hold	0.5	-	0.6	-	ns
tDQSQ	DQSM-DQ Skew	-	0.4	-	0.7	ns
tQHS	Data Hold Skew factor	-	0.8	-	0.85	ns
tQH	DQ hold time from DQSM	tHP-tQHS	-	tHP-tQHS	-	ns
tLZ	Clock to DQ Low-Z	0	-	0	-	ns
tHZ	CS# Inactive to DQSM and DQ High-Z	-	5	-	6	ns
tCSM	Chip Select Maximum Low Time ( ~ 85°C )	-	4.0	-	4.0	us
tCSM	Chip Select Maximum Low Time ( ~ 105°C)	-	1.0	-	1.0	us



# 7.6.3 WRITE Timing Parameters (1.8V)

Cymahal	Barramatar	200MHz 166MHz		Z	l lm!4	
Symbol	Parameter	Min.	Max.	Min.	Max 12 5.5	Unit
LC	Latency Counter ( No Refresh Collision)	7	-	5	-	clock
tRWR	Read-Write Recovery Time	35	-	30	-	ns
tCK	Clock(CLK) Period	5	-	6	-	ns
tCH	Clock High level width	0.45	-	0.45	-	tCKmin
tCL	Clock Low level width	0.45	-	0.45	-	tCKmin
tHP	Clock half period	Min(tCH,tCL)	-	Min(tCH,tCL)	-	ns
tDQSV	CS# Active to DQSM valid	-	12	-	12	ns
tDQSCK	Clock transition to DQSM valid	0.9	5	1	5.5	ns
tCSP	CS# High Between READ/WRITE	6	-	6	-	ns
tCSS	CS# Setup to next CLK Rising Edge	3	-	3	1	ns
tCSH	CS# Hold After CLK Falling Edge	2	-	2	-	ns
tIS	Input Setup	0.5	-	0.6	1	ns
tIH	Input Hold	0.5	-	0.6	1	ns
tDMV	Data Mask Valid	0		0		ns
וטוטוט	(DQSM setup to end of initial latency)	U		U	-	115
tCSM	Chip Select Maximum Low Time ( ~ 85°C )	-	4.0	-	4.0	us
tCSM	Chip Select Maximum Low Time ( ~ 105°C)	-	1.0	-	1.0	us


# 7.6.4 WRITE Timing Parameters (3.0V)

Symbol	Doromotor	200MHz		166MHz		l lmit
	Parameter	Min.	Max.	Min.	Max.	Unit
LC	Latency Counter ( No Refresh Collision)	7	-	6	-	clock
tRWR	Read-Write Recovery Time	35	-	36	-	ns
tCK	Clock(CLK) Period	5	-	6	-	ns
tCH	Clock High level width	0.45	-	0.45	-	tCKmin
tCL	Clock Low level width	0.45	-	0.45	-	tCKmin
tHP	Clock half period	Min(tCH,tCL)	-	Min(tCH,tCL)	-	ns
tDQSV	CS# Active to DQSM valid	-	12	-	12	ns
tDQSCK	Clock transition to DQSM valid	0.9	6.0	1	6.5	ns
tCSP	CS# High Between READ/WRITE	6	-	6	-	ns
tCSS	CS# Setup to next CLK Rising Edge	3	-	3	-	ns
tCSH	CS# Hold After CLK Falling Edge	2	-	2	-	ns
tIS	Input Setup	0.5	-	0.6	-	ns
tIH	Input Hold	0.5	-	0.6	-	ns
tDMV	Data Mask Valid (DQSM setup to end of initial latency)	0	-	0	-	ns
tCSM	Chip Select Maximum Low Time ( ~ 85°C)	-	4.0	-	4.0	us
tCSM	Chip Select Maximum Low Time ( ~ 125°C)	-	1.0	-	1.0	us




## 8. PACKAGE TYPE INFORMATION


## 8.1 24-BALL THIN PROFILE FINE PITCH BGA 6X8MM 5X5 BALL ARRAY (B)





#### 9. ORDERING INFORMATION - Valid Part Numbers







## Industrial Temperature Range (-40°C to +85°C)

Config.	Voltage	Max. Frequency (MHz)	Order Part Number <sup>(1)</sup>	Package
	4.0\/	200	IS66WVO32M8DALL-200BLI	24-ball TFBGA 6x8mm 5x5 ball array
32Mbx8	1.8V	166	IS66WVO32M8DALL-166BLI	166BLI 24-ball TFBGA 6x8mm 5x5 ball array
32IVIDX8	2.0\/	200	IS66WVO32M8DBLL-200BLI	24-ball TFBGA 6x8mm 5x5 ball array
	3.0V	166	IS66WVO32M8DBLL-166BLI	24-ball TFBGA 6x8mm 5x5 ball array

## Automotive A1 Temperature Range (-40°C to +105°C)

Config.	Voltage	Max. Frequency (MHz)	Order Part Number <sup>(1)</sup>	Package	
	1.8V	200	IS67WVO32M8DALL-200BLA2	24-ball TFBGA 6x8mm 5x5 ball array	
22Mbv0		166	IS67WVO32M8DALL-166BLA2	24-ball TFBGA 6x8mm 5x5 ball array	
32Mbx8	2.01/	200	IS67WVO32M8DBLL-200BLA2	24-ball TFBGA 6x8mm 5x5 ball array	
	3.0V	166	IS67WVO32M8DBLL-166BLA2	24-ball TFBGA 6x8mm 5x5 ball array	

## Automotive A2 Temperature Range (-40°C to +105°C)

Config.	Voltage	Max. Frequency (MHz)	Order Part Number <sup>(1)</sup>	Package	
	1.8V 166 IS67V 200 IS67V	200	IS67WVO32M8DALL-200BLA2	24-ball TFBGA 6x8mm 5x5 ball array	
32Mbx8		IS67WVO32M8DALL-166BLA2	24-ball TFBGA 6x8mm 5x5 ball array		
32IVIDX8		200	IS67WVO32M8DBLL-200BLA2	24-ball TFBGA 6x8mm 5x5 ball array	
		166	IS67WVO32M8DBLL-166BLA2	24-ball TFBGA 6x8mm 5x5 ball array	