


**FINAL EXAMINATION REPORT
POWER ELECTRONICS
(TKE215204)**



Compiled by :

Nurhalizah Salzabila Tappi
(22/494047/TK/54164)

Lecturer :

Dr.-Ing. Ir. Yohan Fajar Sidik, S.T., M.Eng.

**DEPARTEMEN TEKNIK ELEKTRO DAN TEKNOLOGI INFORMASI
FAKULTAS TEKNIK UNIVERSITAS GADJAH MADA
2024/2025**

Task 1

Assigned to design a buck converter for step-down voltage conversion.

1. Key specifications of the buck converter

- Input voltage (V_{in}) = 16V
- Desired output voltage (V_{out}) = 8V
- Switching frequency (f_{sw}) = 100kHz
- Switching period (T_{sw}) = 10 μ s
- Output power (P_{out}) = 20W
- Output current (I_L) = 2.5A
- Permissible inductor current ripple (ΔI_L) = 20% (0.5A)
- Permissible output voltage ripple (ΔV_{out}) = 1% (0.08V)
- Load (R) = $\frac{V_{out}^2}{P_{out}} = \frac{8^2}{20} = 3.2\Omega$

2. Suitable values for the inductor (L) and capacitor (C) to meet the design specifications

• Duty Cycle

$$D = \frac{V_{out}}{V_{in}} = \frac{8}{16} = 0.5$$

• Inductor calculation

$$L = \frac{V_{out}(1-D)}{\Delta I_L \cdot f_{sw}}$$

$$L = \frac{8(1-0.5)}{0.5 \cdot 100000}$$

$$L = \frac{4}{50000} = 80\mu H$$

• Capacitor calculation

$$\Delta V_{out} = \frac{V_{out}(1-D)}{8LCf_{sw}^2}$$


$$C = \frac{V_{out}(1-D)}{(8Lf_{sw}^2)\Delta V_{out}}$$

$$C = \frac{8(1-0.5)}{8 \cdot 80 \cdot 10^{-6} \cdot 100000^2 \cdot 0.08}$$


$$C = \frac{4}{512000} = 7.81\mu F$$

3. The open-loop operation of the buck converter without feedback control


• Buck Converter Design



- Simulation




The open-loop buck converter simulation behaves as expected. With an input voltage of 16 V and an estimated duty cycle of 50%, the output voltage settles at approximately 8 V, which aligns well with theoretical calculations. The inductor current operates in Continuous Conduction Mode (CCM), reaching steady-state around 2.5 A with a typical ripple waveform. It shows a smooth transition after the initial inrush, indicating stable system dynamics.



According to the design criteria, the permissible inductor current ripple is 20% of the average inductor current, which equals 0.5 A. From the simulation, the actual ripple remains within this limit, confirming that the inductor value is appropriate. Similarly, the permissible output voltage ripple is set to 1% of the output voltage, or 0.08 V. The observed voltage ripple in the simulation is small and remains below this threshold, demonstrating that the capacitor value is also well-chosen.

This confirms that the selected inductor and capacitor values are effective in suppressing ripple and maintaining stable operation, satisfying both performance and design constraints.

4. Cascaded control system for voltage regulation of the buck converter
 - Complete block diagram of the control architecture.



- Calculations or tuning procedures for determining the control gains (e.g., K_p and K_i).

Outer Loop (Voltage Control)

$$f_{bp} = f_{sw}/20 = 100000/20 = 5000\text{Hz}$$

$$f_{bi} = f_{bp}/10 = 5000/10 = 500\text{Hz}$$

$$K_p = 2\pi \cdot f_{bp} \cdot C = 2\pi \cdot 5000 \cdot 7.81 \times 10^{-6} = 0.2453$$

$$K_i = 2\pi \cdot f_{bi} \cdot K_p = 2\pi \cdot 500 \cdot 0.2453 = 770.47$$

Inner Loop (Current Control)

$$f_{bp} = f_{sw}/200 = 100000/200 = 500\text{Hz}$$


$$f_{bi} = f_{bp}/10 = 500/10 = 50\text{Hz}$$

$$K_p = 2\pi \cdot f_{bp} \cdot L = 2\pi \cdot 500 \cdot 80 \times 10^{-6} = 0.2513$$

$$K_i = 2\pi \cdot f_{bi} \cdot K_p = 2\pi \cdot 50 \cdot 0.2513 = 78.98$$

The gain values calculated using standard frequency-based formulas served as a good starting point. However, practical tuning based on simulation results was necessary to account for non-idealities and improve the performance of the closed-loop control system.


The final gain values that were used in the controller were those shown in the previous configuration screenshots, where the inner (current) loop used $K_p = 0.2513 \times 12$ and the outer (voltage) loop used $K_p = 0.2513 \times 1$ and $K_i = 78.98 \times 1$. These tuned values provided better voltage regulation, a faster transient response, and minimal overshoot under various test conditions, ensuring stability and accuracy of the buck converter system.



The simulation of the closed-loop buck converter using a cascaded control system shows that the output voltage is well-regulated and stable. The control architecture consists of two loops: an outer voltage loop and an inner current loop, each implemented using a PI controller. The voltage controller adjusts the current reference based on the voltage error, while the current controller ensures that the actual inductor current closely follows this reference.


From the simulation, it can be observed that the output voltage maintains a constant level with minimal ripple, and the inductor current remains stable without any significant overshoot or oscillation. This indicates that the system is operating in Continuous Conduction Mode (CCM) and that the control gains (K_p and K_i) have been properly tuned. Overall, the cascaded control system successfully improves voltage regulation, suppresses ripple, and enhances the dynamic response of the buck converter, fulfilling the intended design objectives.

5. Plot the inductor current waveform and verify that the ripple meets your design criteria.





The inductor current varies between approximately 2.249 A and 2.750 A, resulting in a peak-to-peak ripple of 0.501 A. This corresponds to exactly 20% of the average current, which meets the specified ripple allowance of 20% (0.5 A). Therefore, the inductor selection is verified to be appropriate for maintaining current stability.

6. Plot the output voltage waveform and verify that the ripple is within the allowable range.




The output voltage waveform shows a variation between 7.960 V and 8.040 V, producing a ripple of approximately 0.080 V. This matches the allowable output voltage ripple of 1% of 8 V (0.08 V), as specified in the design. The capacitor used in the circuit effectively suppresses voltage fluctuations, ensuring a clean and stable output.

7. Simulate a sudden load change and analyze the converter's dynamic response. Demonstrate how the controller maintains stability and restores regulation.



8. Simulate the system response to a step change in the voltage reference. Show how effectively the controller tracks the new reference value



Task 2




Figure 1: PV grid connected inverter

Assigned to design a PV grid-connected inverter system as illustrated in Figure 1. The task includes determining the inverter and PV module specifications, selecting system components, and designing a control strategy to regulate both active and reactive power injected into the grid.

- Configuration of the photovoltaic (PV) array. Specify key parameters such as module voltage, current, and how modules are arranged (series/parallel).
 - Target Power = 2.7kW
 - Maximum Power (P_{mp}) /module = 300W
 - Voltage at Max Power (V_{mp}) /module = 38V
 - Open-Circuit Voltage (V_{oc}) /module = 46V
 - Current at Max Power (I_{mp}) /module = 7.89A
 - Modules Arrangement = Series
 - Required Modules = 9
- The PV module configuration and its rating such as voltage and current.

$$V_{mp} = 9 \cdot 38 = 342V$$

$$V_{ov} = 9 \cdot 46 = 414V$$

$$I_{mp} = 7.89A \text{ (series)}$$

$$P_{tot} = 2.7kW$$
- The specifications of the inverter.
 - DC-link voltage

$$V_{peak(ph)} = \sqrt{2} \times 220 = 311V$$

$$DClink = 1.2 \times V_{peak(ph)} \approx 375 - 400V$$
 - AC output voltage

Target = Grid connect, 3 phase system

Standard in Indonesia regions = 380V – 50Hz

Phase voltage = $380/\sqrt{3} = 220V_{rms}$
 - Power rating

From PV array (2.7kW), chosen power rating 3kW.

- Semiconductor devices used

IGBT


- Modulation strategy Justify your choices with technical reasoning and/or references.

SVPWM (Space Vector PWM)

4. Calculate the value of the inductor (L) connecting the inverter to the grid (three-phase voltage of 380 V. Support your answer with a phasor (vector) analysis diagram showing voltage and current relationships.


$$V_{ph} = V_{LL}/\sqrt{3} = 380/\sqrt{3} = 219.4V_{rms}$$

$$L = \frac{\Delta V}{2\pi f I} = \frac{10}{2\pi(50)(7.89)} = 4.03mH$$



5. Design a control system capable of regulating both active and reactive power.

- Present your control design using block diagrams.



- Explain the method used to determine controller gain parameters.

The most common and practical approach is frequency-domain tuning based on system modeling.

$$R = 0.1$$

$$f_{sw} = 10000$$


$$\omega_c = f_{sw}(1/10) = 1000rad/s$$

$$T_i = 1/\omega_c = 0.001s$$


$$K_p = L/T_i = (4.03 \times 10^{-3})/0.001 = 4.03$$

$$K_i = R/T_i = 0.1/0.001 = 100$$

6. Simulate and plot inverter currents in the dq-reference frame.



7. Plot the inverter output voltage (phase and line) in both time domain and frequency domain. Perform FFT analysis on the time-domain waveform to evaluate harmonic content.



8. Analyze the system behavior under overmodulation conditions.

Overmodulation occurs when the modulation index m_{am_ama} exceeds the linear range of the PWM technique. It is when the amplitude of the reference voltage exceeds the carrier signal in sinusoidal PWM or when the reference vector exceeds the hexagon boundary in SVPWM. In the setup, this condition can be intentionally introduced by increasing the amplitude of the reference voltage signal