QUESTION ANALYSIS

EEE455

VLSI Design and Testing

Question Analysis

Sessions 2020–21 to 2018–19 *3 papers, 85 questions, 128 formulas*

INSIDE

• At a glance • Heat map • Priority list • 12 topic pages • Derivations • Repeats • Styles • Study order

Prepared by Nur Mohammad

October 2026

Contents

1 At a glance **3**

2 Heat map **3**

3 Priority list **4**

4 Topic pages **5**

4.1 MOS transistor theory . . . 5
4.2 CMOS inverter . . . 6
4.3 Fabrication . . . 8
4.4 Delay and logical effort . . . 10
4.5 Power . . . 14
4.6 Interconnect . . . 16
4.7 Scaling . . . 17
4.8 Combinational logic styles . . . 17
4.9 Sequential circuits and timing . . . 19
4.10 Datapath . . . 22
4.11 Memories and arrays . . . 22
4.12 Verilog, VHDL and design flow . . . 23

5 Derivations **24**

6 Repeat tracker **24**

7 Question style **24**

8 Study order **25**

Free shared copy · Nur Mohammad

1. At a glance:

This analysis covers **3 papers** (2020-21, 2019-20, 2018-19), with 85 questions and 489 marks offered. It shows what past papers asked. It does not predict the next paper, and with so few papers a pattern can easily be chance.

The five topics with the most marks:

Topic	Marks	Share	Questions	Top subtopics (marks)
Delay and logical effort	79	16 %	13	Path delay (40); Gate delay (13); Best number of stages (12)
Combinational logic styles	72	15 %	14	Stick diagrams (20); Static gates (19); Dynamic logic (14)
Fabrication	67	14 %	12	Lithography (24); Etching (18); Oxidation (11)
Power	48	10 %	8	Dynamic power (24); Activity factor (7); Glitches (6)
Sequential circuits and timing	48	10 %	8	Setup and hold (16); Flip-flops (10); Resettable flip-flops (6)

In the topic pages, a formula name in bold is a key formula, the number after a subtopic is its marks offered, and a blue symbol in an equation links to its meaning in the symbol list, where the arrow leads back to the equation.

2. Heat map:

Marks offered, by topic and paper, in book order. A darker cell means more marks. Click a topic to open its page.

Topic and subtopic	2020-21	2019-20	2018-19	Term tests	All
MOS transistor theory	**4**	**13**	**6**	**10**	**33**
Threshold voltage	·	·	**6**	**5**	11
Leakage and DIBL	·	**5**	·	**5**	10
I-V equations	·	**8**	·	·	8
C-V characteristics	**4**	·	·	·	4
CMOS inverter	**13**	**7**	**18**	·	**38**
DC characteristics	·	**7**	**8**	·	15
Skew	**7**	·	·	·	7
Beta ratio	**6**	·	·	·	6
nMOS load inverters	·	·	**5**	·	5
Advantages of CMOS	·	·	**5**	·	5
Fabrication	**10**	**20**	**17**	**20**	**67**
Lithography	**8**	**8**	·	**8**	24
Etching	·	**6**	**12**	·	18
Oxidation	·	·	**5**	**6**	11
Epitaxy	·	·	·	**6**	6
Cleaning	·	**6**	·	·	6
Diffusion and implantation	**2**	·	·	·	2
Delay and logical effort	**21**	**25**	**23**	**10**	**79**
Path delay	**12**	**13**	**10**	**5**	40
Gate delay	·	**7**	**6**	·	13
Best number of stages	·	·	**7**	**5**	12
Input ordering	·	**5**	·	·	5
Elmore delay	**5**	·	·	·	5

Free shared copy · Nur Mohammad

Topic and subtopic	2020-21	2019-20	2018-19	Term tests	All
Sizing	4	·	·	·	4
Power	12	16	20	·	48
Dynamic power	12	4	8	·	24
Activity factor	·	·	7	·	7
Glitches	·	6	·	·	6
Leakage	·	6	·	·	6
Sources of power	·	·	5	·	5
Interconnect	·	10	·	·	10
Crosstalk	·	7	·	·	7
Sheet resistance	·	3	·	·	3
Scaling	·	11	6	·	17
Scaling rules	·	5	6	·	11
Moore's law	·	6	·	·	6
Combinational logic styles	24	25	18	5	72
Stick diagrams	6	6	8	·	20
Static gates	·	9	5	5	19
Dynamic logic	3	6	5	·	14
Pseudo-nMOS	8	·	·	·	8
Pass transistors	7	·	·	·	7
CVSL	·	4	·	·	4
Sequential circuits and timing	26	10	12	·	48
Setup and hold	10	·	6	·	16
Flip-flops	10	·	·	·	10
Resettable flip-flops	·	·	6	·	6
Hold time	·	6	·	·	6
FSM	6	·	·	·	6
Cycle time	·	4	·	·	4
Datapath	7	·	6	·	13
Bus architectures	7	·	·	·	7
Adders	·	·	6	·	6
Memories and arrays	13	13	14	·	40
SRAM	10	6	·	·	16
PLA	3	·	7	·	10
DRAM	·	·	7	·	7
ROM	·	7	·	·	7
Verilog, VHDL and design flow	14	·	10	·	24
VHDL	·	·	10	·	10
Verilog	8	·	·	·	8
Design flow	6	·	·	·	6

3. Priority list:

Must know: Delay and logical effort (79), Combinational logic styles (72), Fabrication (67), Power (48), Sequential circuits and timing (48), Memories and arrays (40), CMOS inverter (38), MOS transistor theory (33)

Likely: Verilog, VHDL and design flow (24), Scaling (17), Datapath (13)

Less often: Interconnect (10)

Free shared copy · Nur Mohammad

The rule: Must know means asked in every paper. Likely means asked in at least half the papers. Less often means asked in fewer than half. Numbers in brackets are marks offered, and each list runs from most marks to fewest.

4. Topic pages:

4.1. MOS transistor theory:

33 marks, 6 questions, in 3 of 3 papers. Book: Weste Ch. 2; Kang Ch. 3.

Most often derivation (3 of 6). Subtopics: Threshold voltage; Leakage and DIBL; I-V equations; C-V characteristics.

Formulas:

Subtopic	Formula	Equation	Used in
Threshold voltage (11)	Fermi potential	$\phi_F = \frac{kT}{q} \ln \frac{n_i}{N_A}$	18-19 2(a)
	Depletion charge	$Q_{B0} = -\sqrt{2qN_A\varepsilon_{Si}\lvert 2\phi_F\rvert}$	18-19 2(a)
	Threshold, no body effect	$V_{T0} = \phi_{GC} - 2\phi_F - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{ox}}{C_{ox}}$	18-19 2(a)
	Threshold with body effect	$V_T = V_{T0} + \gamma\left(\sqrt{\lvert 2\phi_F\rvert + V_{SB}} - \sqrt{\lvert 2\phi_F\rvert}\right)$	18-19 8(a)
Leakage and DIBL (10)	DIBL	$V_t = V_{t0} - \eta V_{ds}$	18-19 8(b)
	Gate leakage	$I_{gate} = WA\left(\frac{V_{DD}}{t_{ox}}\right)^2 e^{-Bt_{ox}/V_{DD}}$	18-19 8(b)
	DIBL	$V_t = V_{t0} - \eta V_{DS}$	19-20 1(d)
	Subthreshold current	$I_{DS} = I_{ds0}\, e^{\frac{V_{GS}-V_t+\eta V_{DS}}{nv_T}}\left(1 - e^{-V_{DS}/v_T}\right)$	19-20 1(d)
	Subthreshold slope	$S = nv_T \ln 10$	19-20 1(d)
I-V equations (8)	Oxide capacitance	$C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}}$	20-21 1(a), 19-20 2(a)
	Gain factor	$\beta = \mu C_{ox}\frac{W}{L}$	19-20 2(a)
	Current, linear	$I_{DS} = \beta\left(V_{GS} - V_t - \frac{V_{DS}}{2}\right)V_{DS}$	19-20 2(a)
	Current, saturation	$I_{DS} = \frac{\beta}{2}(V_{GS} - V_t)^2$	19-20 2(a)
C-V characteristics (4)	**Gate capacitance**	$C_0 = C_{ox}WL$	20-21 1(a)
	Gate capacitance, cutoff	$C_{gb} \approx C_0,\ C_{gs} = C_{gd} = 0$	20-21 1(a)
	Gate capacitance, linear	$C_{gs} = C_{gd} = \frac{1}{2}C_0,\ C_{gb} = 0$	20-21 1(a)

Free shared copy · Nur Mohammad

Subtopic	Formula	Equation	Used in
	Gate capacitance, saturation	$C_{gs} = \frac{2}{3}C_0,\ C_{gd} = C_{gb} = 0$	20-21 1(a)

Symbols:

ϕ_{GC} = work-function difference ↩

Q_{ox} = oxide charge ↩

A, B = technology constants

η = DIBL coefficient (about 0.1) ↩

$v_T = kT/q$ = 25.9 mV at 300 K

n = slope factor (1.3–1.5) ↩

C_{ox} = gate capacitance per area (F/m^2) ↩

t_{ox} = oxide thickness (m) ↩

ε_{ox} = permittivity of SiO_2, $3.9\varepsilon_0$ (F/m) ↩

μ = mobility (m^2/V · s) ↩

W, L = width, length (m)

C_0 = full gate capacitance (F) ↩

W = gate width (m) ↩

L = gate length (m) ↩

C_{gb} = gate–body capacitance (F) ↩

C_{gs} = gate–source capacitance (F) ↩

C_{gd} = gate–drain capacitance (F) ↩

Questions:

No.	Paper	Marks	Type	Question
Threshold voltage				
1	18-19 2(a)	6	derivation	Find threshold voltage of MOSFET without body effect.
2	18-19 TT2 8(a)	5	derivation	Find the threshold voltage of MOSFET considering the body effect.
Leakage and DIBL				
3	19-20 1(d)	5	theory	Explain the following non-idealities of MOSFET- (i) Drain induced barrier lowering, (ii) subthreshold leakage. What are the effects of temperature on these non-idealities?
4	18-19 TT2 8(b)	5	theory	Briefly explain the following terms: i) Drain induced barrier lowering, ii) Gate leakage.
I-V equations				
5	19-20 2(a)	8	derivation	Find the equations and I-V characteristics curve of MOSFET current using long-channel model.
C-V characteristics				
6	20-21 1(a)	4	theory	Explain the C-V characteristics of intrinsic MOS gate capacitance in different regions.

4.2. CMOS inverter:

38 marks, 6 questions, in 3 of 3 papers. Book: Weste Ch. 2; Kang Ch. 5, 6.

Most often theory (5 of 6). Subtopics: nMOS load inverters; DC characteristics; Advantages of CMOS; Beta ratio; Skew.

Formulas:

Subtopic	Formula	Equation	Used in
nMOS load inverters (5)	Saturated load, high level	$V_{OH} = V_{DD} - V_{TL}$	18-19 2(c)
	Saturated load, low level	$k_R\,[2(V_{OH} - V_T)V_{OL} - V_{OL}^2] = (V_{OH} - V_{OL})^2$	18-19 2(c)
DC characteristics (15)	CMOS, region B	$V_{out} = V_{in} + V_t + \sqrt{(V_{DD} - 2V_{in})(V_{DD} - 2V_t)}$	18-19 2(d)
	CMOS, region D	$V_{out} = V_{in} - V_t - \sqrt{(2V_{in} - V_{DD})(V_{DD} - 2V_t)}$	18-19 2(d)
	Switching threshold	$V_M = \dfrac{V_{tn} + r(V_{DD} - \lvert V_{tp}\rvert)}{1 + r}$	18-19 2(d)

Subtopic	Formula	Equation	Used in
	Noise-margin points	$V_{IL} = \frac{3V_{DD} + 2V_t}{8}$, $V_{IH} = \frac{5V_{DD} - 2V_t}{8}$	18-19 2(d)
	Operating point	$I_{Dn} = \lvert I_{Dp} \rvert$	19-20 3(a)
	Switching threshold	$V_M = \frac{V_{tn} + r(V_{DD} - \lvert V_{tp} \rvert)}{1 + r}$, $r = \sqrt{\beta_p / \beta_n}$	19-20 3(a)
	Unity-gain inputs	$V_{IL} = \frac{3V_{DD} + 2V_t}{8}$, $V_{IH} = \frac{5V_{DD} - 2V_t}{8}$	19-20 3(a)
	Noise margins	$NM_L = V_{IL} - V_{OL}$, $NM_H = V_{OH} - V_{IH}$	20-21 2(b), 19-20 3(a)
Beta ratio (6)	**Switching threshold**	$V_M = \frac{V_{DD} - \lvert V_{Tp} \rvert + V_{Tn}\sqrt{\beta_n / \beta_p}}{1 + \sqrt{\beta_n / \beta_p}}$	20-21 2(b)
	Symmetric CMOS V_{IL}	$V_{IL} = \frac{3V_{DD} + 2V_T}{8}$, $V_{IH} = \frac{5V_{DD} - 2V_T}{8}$	20-21 2(b)
Skew (7)	HI-skew inverter	$g_u = \frac{5}{6}$, $g_d = \frac{5}{3}$	20-21 3(d)
	LO-skew inverter	$g_u = \frac{4}{3}$, $g_d = \frac{2}{3}$	20-21 3(d)

Symbols:

V_{TL} = load threshold, with body effect ↩

NM_L = low noise margin (V) ↩

NM_H = high noise margin (V) ↩

V_{IL} = lower unity-gain input (V) ↩

V_{IH} = upper unity-gain input (V) ↩

V_{OH} = output high voltage (V) ↩

V_M = input where $V_{out} = V_{in}$ (V) ↩

β_n/β_p = beta ratio ↩

g_u = logical effort, rising output ↩

g_d = logical effort, falling output ↩

Questions:

No.	Paper	Marks	Type	Question
nMOS load inverters				
1	18-19 2(c)	5	theory	Explain operation of saturated load NMOS inverter. What are the disadvantages of this configuration?
DC characteristics				
2	19-20 3(a)	7	theory	Using I-V characteristics curve of MOSFET, find DC characteristics of CMOS inverter.
3	18-19 2(d)	8	derivation	Find DC characteristics of CMOS inverter using V-I characteristics curve.
Advantages of CMOS				
4	18-19 5(b)	5	theory	Write down the advantages of CMOS.
Beta ratio				
5	20-21 2(b)	6	theory	Briefly explain what happens to the transfer characteristics and noise margins when beta ratio is increased in a CMOS inverter pair.
Skew				
6	20-21 3(d)	7	theory	Explain the inverter width sizing for favoring the rising edge, falling edge, or achieving an unskewed inverter.

Free shared copy · Nur Mohammad

4.3. Fabrication:

67 marks, 12 questions, in 3 of 3 papers. Book: Weste Ch. 3; Plummer Ch. 4, 5, 6, 7, 8, 9, 10.

Most often theory (10 of 12). Subtopics: Etching; Oxidation; Lithography; Epitaxy; Cleaning; Diffusion and implantation.

Formulas:

Subtopic	Formula	Equation	Used in
Etching (18)	Plasma dissociation	$CF_4 + e^- \rightarrow CF_3 + F + e^-$	19-20 1(a), 18-19 1(a)
	Silicon etch	$Si + 4F \rightarrow SiF_4 \uparrow$	19-20 1(a), 18-19 1(a)
	Adding O_2	$O + CF_3 \rightarrow COF_2 + F$	19-20 1(a), 18-19 1(a)
	Adding H_2	$H + F \rightarrow HF$	19-20 1(a), 18-19 1(a)
	Plasma ionisation	$e^- + A \rightarrow A^+ + 2e^-$	18-19 1(c)
	Oxide etch (dry)	$SiO_2 + 4F \rightarrow SiF_4 \uparrow + O_2$	19-20 1(a)
	Oxide etch (wet)	$SiO_2 + 6HF \rightarrow H_2SiF_6 + 2H_2O$	19-20 1(a)
	Selectivity	$S = \frac{r_{film}}{r_{under}}$	19-20 1(a)
Oxidation (11)	Deal-Grove fluxes	$F_1 = h(C^* - C_O),\ F_2 = D\frac{C_O - C_I}{x_O},\ F_3 = k_S C_I$	18-19 1(b)
	Oxide growth law	$x_O^2 + Ax_O = B(t + \tau)$	18-19 1(b)
	Thin-oxide limit	$x_O \approx \frac{B}{A}(t + \tau)$	18-19 7(b)
	Thick-oxide limit	$x_O \approx \sqrt{B(t + \tau)}$	18-19 7(b)
Lithography (24)	Lithography resolution	$W_{min} = k_1 \frac{\lambda}{NA}$	19-20 1(c), 18-19 7(a)
Epitaxy (6)	Epitaxy reactions	$SiH_4 \rightarrow Si + 2H_2$; $SiCl_4 + 2H_2 \rightarrow Si + 4HCl$	18-19 7(c)
Cleaning (6)	**RCA clean**	SC-1: NH_4OH:H_2O_2:H_2O = 1:1:5; HF 1:50; SC-2: HCl:H_2O_2:H_2O = 1:1:6	19-20 1(b)

Free shared copy · Nur Mohammad

No.	Paper	Marks	Type	Question

Symbols:

r = etch rate of each layer (nm/min) k_S = interface rate constant ↩ k_1 = process factor ↩

C^* = oxidant solubility ↩ λ = wavelength (m) ↩

D = diffusivity in SiO_2 ↩ NA = numerical aperture ↩

Questions:

No.	Paper	Marks	Type	Question
Etching				
1	19-20 1(a)	6	theory	Briefly discuss the chemistries involved in in *[sic: should be "involved in"]* etching. Also explain the effect of adding H_2 and O_2 on etching rate.
2	18-19 1(a)	5	theory	What are the effects of O_2 and H_2 adding on etching?
3	18-19 1(c)	7	theory	Explain how does the plasma sustain. Also explain the chemistries involved in plasma etching.
Oxidation				
4	18-19 1(b)	5	derivation	Discuss the silicon oxidation model mentioning its limiting cases.
5	18-19 TT1 7(b)	6	derivation	Explain the silicon oxidation model mentioning its limiting cases.
Lithography				
6	20-21 5(c)	2	theory	Explain the following: (i) positive mask, (ii) negative mask, (iii) positive photoresist and (iv) negative photoresist.
7	20-21 5(d)	6	theory	Describe the process sequence for patterning SiO_2 as illustrated in the figure 5(d).
8	19-20 1(c)	8	theory	Define photolithography. briefly describe the major steps involved in photolithography.
9	18-19 TT1 7(a)	8	theory	Briefly describe steps of photo-lithography.
Epitaxy				
10	18-19 TT1 7(c)	6	theory	Briefly explain vapor phase epitaxy.
Cleaning				
11	19-20 1(b)	6	theory	What is RCA clean? What are the steps? What contaminants can be removed in this process?
Diffusion and implantation				
12	20-21 1(e)	2	theory	Differentiate between the diffusion process and the ion implantation process in semiconductor fabrication.




Figure 1: 20-21 5(d): Figure 5(d) of the paper (redrawn)

Free shared copy · Nur Mohammad

4.4. Delay and logical effort:

79 marks, 13 questions, in 3 of 3 papers. Book: Weste Ch. 4.

Most often numerical (8 of 13). Subtopics: Gate delay; Path delay; Best number of stages; Input ordering; Elmore delay; Sizing.

Formulas:

Subtopic	Formula	Equation	Used in
Gate delay (13)	**Elmore delay**	$t_{pd} = \sum_i R_{i,\text{to source}}\, C_i$	18-19 3(b)
	NOR3 driving h NOR3	$t_{pdr} = (21+7h)RC$, $t_{pdf} = (9+7h)RC$	18-19 3(b)
	Elmore delay	$t_{pd} = \sum_i R_i C_i$	19-20 2(b)
	NAND3 rising, worst	$t_{pdr} = (9+5h)RC$	19-20 2(b)
	NAND3 falling, worst	$t_{pdf} = (12+5h)RC$	19-20 2(b)
	NAND3 contamination	$t_{cdr} = \left(3+\frac{5h}{3}\right)RC$, $t_{cdf} = (9+5h)RC$	19-20 2(b)
Path delay (40)	Gate delay	$d = gh + p$	20-21 1(d), 19-20 3(b), 18-19 3(c)
	Branching effort	$b = \dfrac{C_{on} + C_{off}}{C_{on}}$	19-20 3(b), 18-19 3(c)
	Path effort	$F = GBH$	18-19 3(c)
	Minimum delay	$\hat{f} = F^{1/N}$, $D = N\hat{f} + P$	18-19 8(d)
	Sizing	$C_{in} = \dfrac{g\, C_{out}}{\hat{f}}$	18-19 3(c)
	Logical efforts	inv $g = 1$; NAND-n $\frac{n+2}{3}$; NOR-n $\frac{2n+1}{3}$; AOI22 2	19-20 3(b)
	Path effort	$F = GBH$, $G = \prod g_i$, $B = \prod b_i$, $H = \dfrac{C_{out}}{C_{in}}$	20-21 1(d), 19-20 3(b)
	Minimum delay	$\hat{f} = F^{1/N}$, $\hat{D} = NF^{1/N} + P$	19-20 3(b)
	Gate size	$C_{in,i} = \dfrac{g_i C_{out,i}}{\hat{f}}$	20-21 1(d), 19-20 3(b)
	Best stages	$\hat{N} = \log_4 F$	19-20 3(c)
	Logical effort, NAND and NOR	$g_{NAND\text{-}n} = \dfrac{n+2}{3}$, $g_{NOR\text{-}n} = \dfrac{2n+1}{3}$	20-21 1(d)
	Minimum path delay	$\hat{D} = NF^{1/N} + P$, $\hat{f} = F^{1/N}$	20-21 1(d)
	Best number of stages	$\hat{N} \approx \log_4 F$	20-21 2(c)
	FO4 delay	$d_{FO4} = 1 \cdot 4 + 1 = 5\tau$	20-21 1(d)
Best number of stages (12)	**Best stage effort**	$p_{inv} + \rho(1 - \ln \rho) = 0$	18-19 8(e)
	Best number of stages	$\hat{N} = \log_\rho F$	18-19 3(d)
Input ordering (5)	Input order (NAND2)	outer $p = 2$, inner $p = 7/3$	19-20 3(d)

Free shared copy · Nur Mohammad

Subtopic	Formula	Equation	Used in
Elmore delay (5)	**Elmore delay**	$t_{D,i} = \sum_k R_{ik} C_k$	20-21 2(a)
Sizing (4)	Unit inverter	$W_p = \frac{\mu_n}{\mu_p} W_n$	20-21 3(b)
	Series stack	$W = k\, W_{unit}$	20-21 3(b)
	Path resistance	$\sum_{\text{path}} \frac{R_{unit} W_{unit}}{W_j} \leq R_{unit}$	20-21 3(b)

Symbols:

R_i = resistance shared with the path to node i

h = number of NAND3 loads; electrical effort, C_{out}/C_{in} ↩

g = logical effort ↩

p = parasitic delay (τ) ↩

d = delay of one gate (τ) ↩

C_{off} = load off the path ↩

F = path effort ↩

G = path logical effort ↩

B = path branching effort ↩

H = path electrical effort ↩

b_i = branching of stage i ↩

N = number of stages ↩

$C_{in,i}$ = input capacitance of stage i ↩

$C_{out,i}$ = load of stage i ↩

n = number of inputs ↩

$\hat{D}$ = least path delay (τ) ↩

P = sum of parasitic delays (τ) ↩

$\hat{f}$ = best stage effort ↩

$t_{D,i}$ = delay from the input to node i (s) ↩

C_k = capacitance at node k (F) ↩

R_{ik} = resistance shared by the paths to i and k (Ω) ↩

W_n = nMOS width ↩

W_p = pMOS width for equal rise and fall ↩

k = transistors in series on the path ↩

W_{unit} = width in the unit inverter ↩

R_{unit} = resistance of the unit transistor (Ω) ↩

W_j = width of transistor j on the path ↩

Questions:

No.	Paper	Marks	Type	Question
Gate delay				
1	19-20 2(b)	7	numerical	Find propagation and contamination delay (for both rising and falling) of 3-input NAND gate while it is driving 4 identical NAND gates. Consider that the gate has equal pull-up and pull-down resistance.
2	18-19 3(b)	6	numerical	Sketch a 3-input NOR gate with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter. Compute the rising and falling propagation delays of the NOR gate driving h identical NOR gates using the Elmore delay model. Assume that every source or drain has fully contacted diffusion when making your estimate of capacitance.
Path delay				
3	20-21 1(d)	5	numerical	Estimate the minimum delay of the path from A to B in Figure 1(d) and choose transistor sizes to achieve this delay. The initial NAND2 gate may present a load of 8 λ of transistor width on the input and the output load is equivalent to 45 λ of transistor width.
4	20-21 2(c)	7	design	Design an 8-input AND gate using FO4 in different configurations. Determine which configuration provides the fastest performance.
5	19-20 3(b)	6	numerical	Find minimum delay for path $A \rightarrow B$ in the logic circuit of Figure 3.1. Also find the gate size to achieve this delay.
6	19-20 3(c)	7	design	Figure 3.2 shows a portion of a decoder circuit. The inverter at input drives 8 identical 4-input NAND gate with input capacitance y each. The output of the decoder (NAND gate) is connected to a 32-bit word of register and each register bit presents a load of 3-unit sized transistor. Find best number stages (how many inverters should be added between NAND and load?), stage effort, path delay, NAND gate size.

Free shared copy · Nur Mohammad

No.	Paper	Marks	Type	Question
7	18-19 3(c)	10	numerical	For the circuit in figure 3c find- (i) Logical effort, G (ii) Branching effort, B (iii) Electrical effort, E (iv) Path effort, F (v) Stage effort, f (vi) Parasitic delay, P (vii) Minimum path delay, D (viii) Size of the gate.
8	18-19 TT2 8(d)	5	numerical	Find minimum number delay *[sic: should be "minimum delay"]* for the logic circuit below. Also find the gate size to achieve this delay.
Best number of stages				
9	18-19 3(d)	7	derivation	Find the number of stages for minimum delay.
10	18-19 TT2 8(e)	5	theory	Find the stage effort for the ideal number of stages.
Input ordering				
11	19-20 3(d)	5	theory	Explain input ordering delay effect.
Elmore delay				
12	20-21 2(a)	5	numerical	For the RC circuit shown in Figure 2(a), compute the Elmore delays from input node to node 7 and from input node to node 5 of this circuit in terms of R and C component values.
Sizing				
13	20-21 3(b)	4	numerical	For the logic function $Y = \overline{(A + BC)} \cdot D$, choose transistor widths to achieve equal rise and fall resistance as a unit inverter. Assume, $\mu_n = 3\mu_p$




Figure 2: 20-21 1(d): Figure 1(d) of the paper (redrawn)




Figure 3: 19-20 3(b): Figure 3.1 of the paper (redrawn)

Free shared copy · Nur Mohammad




Figure 4: 19-20 3(c): Figure 3.2 of the paper (redrawn)




Figure 5: 18-19 3(c): Figure 3c of the paper (redrawn)




Figure 6: 18-19 TT2 8(d): the circuit of Term Test 2, question 4 (redrawn)

Free shared copy · Nur Mohammad




Figure 7: 20-21 2(a): Figure 2(a) of the paper (redrawn)

4.5. Power:

48 marks, 8 questions, in 3 of 3 papers. Book: Weste Ch. 5.

Most often theory (4 of 8). Subtopics: Sources of power; Activity factor; Dynamic power; Glitches; Leakage.

Formulas:

Subtopic	Formula	Equation	Used in
Sources of power (5)	**Switching power**	$P = \alpha C V_{DD}^2 f$	18-19 4(b)
Activity factor (7)	**Activity factor**	$\alpha = P(1-P)$	18-19 4(c)
	Output probabilities	NAND2: $1 - P_A P_B$; NOR2: $\overline{P_A}\,\overline{P_B}$	18-19 4(c)
Dynamic power (24)	Static power	$P_{static} = (I_{sub} + I_{gate} + I_{junct} + I_{contention}) V_{DD}$	18-19 4(d)
	Dynamic power	$P_{dyn} = \alpha C V_{DD}^2 f$	19-20 4(c)
	Capacitance from area	$C = (C/A) \times A$	19-20 4(c)
	Delay from current	$t_{pd} = \frac{C_L V_{DD}/2}{I_{sat}} = \frac{C_L V_{DD}}{\beta(V_{DD} - V_T)^2}$	20-21 3(c)
	Delay vs supply	$t_{pd} \approx \frac{C_L}{\beta V_{DD}} \propto \frac{1}{V_{DD}}$	20-21 3(c)
	Energy per output cycle	$E = C_L V_{DD}^2$	20-21 3(c)
	Energy stored	$E_C = \frac{1}{2} C_L V_{DD}^2$	20-21 3(c)
	Dynamic power	$P_{dynamic} = \alpha C_L V_{DD}^2 f$	20-21 2(d)
	Static power	$P_{static} = I_{static} V_{DD}$	20-21 2(d)
Leakage (6)	Stack node voltage	$V_x = \frac{\eta V_{DD}}{1 + 2\eta}$	19-20 5(d)

Subtopic	Formula	Equation	Used in
	Stack effect	$\frac{I_{single}}{I_{stack}} = 10^{\frac{\eta V_{DD}(1+\eta)}{(1+2\eta)S}}$	19-20 5(d)

Symbols:

α = activity factor ↩

f = clock frequency (Hz) ↩

P = probability the node is 1 ↩

C = switched capacitance (F) ↩

t_{pd} = propagation delay (s) ↩

C_L = load capacitance (F) ↩

I_{sat} = saturation current (A) ↩

E = energy taken from the supply (J) ↩

E_C = energy in the charged load (J) ↩

$P_{dynamic}$ = switching power (W) ↩

P_{static} = static power (W) ↩

I_{static} = leakage or contention current (A) ↩

V_x = middle node of two OFF nMOS (V) ↩

Questions:

No.	Paper	Marks	Type	Question
Sources of power				
1	18-19 4(b)	5	theory	What are the sources of power dissipation in CMOS logic circuit?
Activity factor				
2	18-19 4(c)	7	numerical	What is activity factor? Figure 4.1 shows a 4-input AND gate built using a tree and a chain of gates. Determine the activity factors at each node in the circuit assuming the input probabilities PA = PB = PC = PD = 0.5.
Dynamic power				
3	20-21 2(d)	4	theory	Write short note on –i) Static power dissipation ii) Dynamic power dissipation.
4	20-21 3(c)	8	derivation	Show that the dynamic power dissipation of a CMOS inverter varies directly with square of the power supply voltage whereas the delay of the circuit varies inversely with the power supply voltage.
5	19-20 4(c)	4	numerical	You are synthesizing a chip composed of random logic with an average activity factor of 0.1. You are using a standard cell process with an average switching capacitance of 450 pF/mm^2. Estimate the dynamic power consumption of your chip if it has an area of 70 mm^2 and runs at 450 MHz at V_{DD} = 0.9 V.
6	18-19 4(d)	8	numerical	A digital system-on-chip in a 1 V 65 nm process (with 50 nm drawn channel lengths and λ = 25 nm) has 1 billion transistors, of which 50 million are in logic gates and the remainder in memory arrays. The average logic transistor width is 12 λ and the average memory transistor width is 4 λ. The memory arrays are divided into banks and only the necessary bank is activated so the memory activity factor is 0.02. The static CMOS logic gates have an average activity factor of 0.1. Assume each transistor contributes 1 fF/Rm *[sic: should be fF/µm]* of gate capacitance and 0.8 fF/µm of diffusion capacitance. Neglect wire capacitance for now (though it could account for a large fraction of total power). **Estimate the switching power when operating at 1 GHz.** If Subthreshold leakage for OFF devices is 100 nA/µm for low-threshold devices and 10 nA/µm for high-threshold devices. Gate leakage is 5 nA/µm. Junction leakage is negligible. Memories use low-leakage devices everywhere. Logic uses low-leakage devices in all but 5% of the paths that are most critical for performance. **Estimate the static power consumption.**
Glitches				
7	19-20 4(b)	6	theory	Define glitch? How does it increase power consumption? How it can be reduced?
Leakage				
8	19-20 5(d)	6	theory	Define stack effect. Find subthreshold leakage current for two series OFF transistor.

Free shared copy · Nur Mohammad




Figure 8: 18-19 4(c): Figure 4.1 (redrawn)

4.6. Interconnect:

10 marks, 2 questions, in 1 of 3 papers. Book: Weste Ch. 6.

Most often theory (2 of 2). Subtopics: Crosstalk; Sheet resistance.

Formulas:

Subtopic	Formula	Equation	Used in
Crosstalk (7)	**Crosstalk, floating victim**	$\Delta V_v = \frac{C_{adj}}{C_{gnd} + C_{adj}} \Delta V_a$	19-20 4(d)
	Crosstalk, driven victim	$\Delta V_v = \frac{C_{adj}}{C_{gnd} + C_{adj}} \cdot \frac{1}{1+k} \Delta V_a,\ k = \frac{\tau_a}{\tau_v}$	19-20 4(d)
	Miller coupling	$C_{eff} = C_{gnd} + k_M C_{adj}$	19-20 4(d)
Sheet resistance (3)	**Sheet resistance**	$R_\square = \frac{\rho}{t},\ R = R_\square \frac{l}{w}$	19-20 4(e)

Symbols:

C_{adj} = coupling capacitance ↩

C_{gnd} = capacitance to ground ↩

τ = RC time constant of each wire

$k_M = 0$ (same), 1 (quiet), 2 (opposite) ↩

ρ = resistivity ($\Omega \cdot$ m) ↩

t = thickness ↩

l = length ↩

w = width ↩

Questions:

No.	Paper	Marks	Type	Question
Crosstalk				
1	19-20 4(d)	7	theory	Define crosstalk. Show how crosstalk induces noise in different cases. How can crosstalk be reduced?
Sheet resistance				
2	19-20 4(e)	3	theory	Define sheet resistance. How does interconnect affect the performance of a system?

4.7. Scaling:

17 marks, 3 questions, in 2 of 3 papers. Book: Weste Ch. 7.

Most often theory (3 of 3). Subtopics: Scaling rules; Moore's law.

Formulas:

Subtopic	Formula	Equation	Used in
Scaling rules (11)	Moore's law	count $\times 2$ every 2 years	18-19 2(b)
	Constant-field scaling	$L, W, t_{ox}, V : 1/S;\ N_A : S$	18-19 2(b)
	Constant-voltage scaling	$L, W, t_{ox} : 1/S;\ V : 1;\ N_A : S^2$	18-19 2(b)
	Constant-field scaling	$L, W, t_{ox}, V_{DD}, V_t \times \frac{1}{S};\ N_A \times S$	19-20 4(a)
	Constant-voltage scaling	$L, W, t_{ox} \times \frac{1}{S};\ V$ fixed; $N_A \times S^2$	19-20 4(a)

Questions:

No.	Paper	Marks	Type	Question
Scaling rules				
1	19-20 4(a)	5	theory	What is scaling? Explain how different parameters of transistors are scaled?
2	18-19 2(b)	6	theory	State Moore's law. Explain how different parameters of MOSFET is scaled.
Moore's law				
3	19-20 2(c)	6	theory	State Moore's law. Discuss the problems that arise due to MOSFET scaling.

4.8. Combinational logic styles:

72 marks, 14 questions, in 3 of 3 papers. Book: Weste Ch. 9.

Most often diagram (6 of 14). Subtopics: Static gates; Stick diagrams; Dynamic logic; CVSL; Pseudo-nMOS; Pass transistors.

Formulas:

Subtopic	Formula	Equation	Used in
Static gates (19)	NAND–NAND form	$AB + CD = \overline{\overline{AB} \cdot \overline{CD}}$	19-20 5(c)
	Compound gate	$\text{AOI22} = \overline{AB + CD}$	19-20 5(c)
	Car alarm	$Y = KB\overline{D} + K\overline{B}D = K(B \oplus D)$	20-21 3(a)
Stick diagrams (20)	**OAI22**	$\overline{f} = \overline{(A + B)(C + D)}$	19-20 6(b)
Dynamic logic (14)	Dynamic gate output	$Y = \overline{f}$ in evaluate, $Y = 1$ in precharge	19-20 6(a)
CVSL (4)	CVSL outputs	$Y = f,\ \overline{Y} = \overline{f}$	19-20 2(d)
Pseudo-nMOS (8)	Device gain factor	$k = k'\frac{W}{L},\ k' = \mu C_{ox}$	20-21 1(b)
	Drain current, linear	$I_D = \frac{k}{2}[2(V_{GS} - V_T)V_{DS} - V_{DS}^2]$	20-21 1(b)
	Drain current, saturation	$I_D = \frac{k}{2}(V_{GS} - V_T)^2$	20-21 1(b)

Free shared copy · Nur Mohammad

Subtopic	Formula	Equation	Used in
	Body effect	$V_T = V_{T0} + \gamma\left(\sqrt{\lvert 2\phi_F\rvert + V_{SB}} - \sqrt{\lvert 2\phi_F\rvert}\right)$	20-21 1(b)
	Pseudo-NMOS output low	$k_n\left[2(V_{DD} - V_{Tn})V_{OL} - V_{OL}^2\right] = k_p(V_{DD} - \lvert V_{Tp}\rvert)^2$	20-21 1(b)
	Inverter ratio	$\frac{(W/L)_n}{(W/L)_p} = \frac{k_n}{k_p} \cdot \frac{\mu_p C_{ox}}{\mu_n C_{ox}}$	20-21 1(b)
Pass transistors (7)	2-to-1 multiplexer	$Y = \overline{S}D_0 + SD_1$	20-21 6(a)

Symbols:

K = key in ↩

B = belt fastened ↩

D = door closed ↩

k = device transconductance (A/V^2) ↩

k' = process transconductance (A/V^2) ↩

μ = carrier mobility ($m^2/V \cdot s$) ↩

I_D = drain current (A) ↩

V_{GS} = gate–source voltage (V) ↩

V_{DS} = drain–source voltage (V) ↩

V_T = threshold voltage (V) ↩

V_{T0} = threshold at $V_{SB} = 0$ (V) ↩

γ = body-effect coefficient ($V^{1/2}$) ↩

ϕ_F = Fermi potential (V) ↩

V_{SB} = source–body voltage (V) ↩

V_{OL} = output low voltage (V) ↩

V_{DD} = supply voltage (V) ↩

k_n = driver gain factor (A/V^2) ↩

k_p = load gain factor (A/V^2) ↩

$(W/L)_n$ = driver aspect ratio ↩

$(W/L)_p$ = load aspect ratio ↩

S = select input

D_0, D_1 = data inputs ↩

Questions:

No.	Paper	Marks	Type	Question
Static gates				
1	20-21 3(a)	0	design	You have to design a car alarm system in which the alarm will ring (Y= 1) if anyone of the following condition is satisfied. (i) The key is in (K= 1), The Seat belt is fastened (B=1) and the door is open (D=0) or (ii) The key is in, Door is closed and Seat belt is not fastened.
2	19-20 5(c)	9	diagram	Design a CMOS logic circuit to compute $F = AB + CD$ using (i) only NAND gates, (ii) compound gate. Choose the transistor width to achieve unit path resistance. If each input can present a maximum of 20 λ of transistor width, output must drive a load equivalent to 100 λ of transistor width, calculate the minimum delay to compute F. Which one is faster? Comment on your answer.
3	18-19 4(a)	5	theory	Explain why NMOS network is not used as pull-up network.
4	18-19 TT2 8(c)	5	design	Implement the following expression using CMOS logic: $Y = AB + C(A + B)$.
Stick diagrams				
5	20-21 1(c)	6	diagram	Draw the schematic and stick diagram of the circuit implementing the logic $Y = \overline{(A + B + C) \cdot D}$
6	19-20 6(b)	6	diagram	Draw the stick diagram of the following Boolean function: $f = (A + B).(C + D)$ with their symbolic diagram and truth table.
7	18-19 5(a)	8	diagram	Draw the stick diagram of the following Boolean function: $f = \overline{A.B.C}$ with their symbolic diagram and truth table.
Dynamic logic				
8	20-21 2(e)	3	theory	What is domino gate? Draw the circuit diagram of a domino OR gate.
9	19-20 6(a)	6	theory	Explain the principle of dynamic logic circuit.
10	18-19 6(a)	5	theory	Explain the principle of dynamic inverter.
CVSL				
11	19-20 2(d)	4	theory	Explain the principle of cascode voltage switch logic.

Free shared copy · Nur Mohammad

No.	Paper	Marks	Type	Question
Pseudo-nMOS				
12	20-21 1(b)	8	numerical	A pseudo NMOS inverter is designed such that the output voltage becomes 0.25 V when the input voltage is 5 V. The following data are given: $\mu_n C_{ox}$ = 120 μA/V^2, $\mu_p C_{ox}$ = 50 μA/V^2, V_{ton} = 1V, V_{top} = -1 V, V_{DD} = 5 V, γ = 0.5. Assume that the body of the NMOS transistor is connected with the ground and the body of the PMOS transistor is connected with V_{DD}. (i) Draw the circuit diagram of the inverter. (ii) Calculate the inverter ratio i.e., the ratio of driver transistor (W/L) to the load transistor (W/L). (iii) What will be the output voltage if the input voltage is held at 0.25 V? Explain your answer.
Pass transistors				
13	20-21 4(d)	3	diagram	Implement a 2-input AND gate using both transmission gates and pass-transistor logic.
14	20-21 6(a)	4	diagram	Design a 2-to-1 multiplexer using pass transistor logic. Mention its working procedure.

4.9. Sequential circuits and timing:

48 marks, 8 questions, in 3 of 3 papers. Book: Weste Ch. 10.

Most often theory (3 of 8). Subtopics: Setup and hold; Resettable flip-flops; Hold time; Cycle time; Flip-flops; FSM.

Formulas:

Subtopic	Formula	Equation	Used in
Setup and hold (16)	**Max-delay**	$T_c \geq t_{pcq} + t_{pd} + t_{setup}$	18-19 5(c)
	Min-delay	$t_{cd} \geq t_{hold} - t_{ccq}$	18-19 5(c)
	Latest data arrival	$t_{data,max} = t_{clk1,max} + t_{clk\text{-}q,max} + t_{logic,max}$	20-21 4(a)
	Setup constraint	$t_{data,max} + t_{setup} \leq T + t_{clk2,min}$	20-21 4(a)
	Hold constraint	$t_{data,min} \geq t_{clk2,max} + t_{hold}$	20-21 4(a)
	Maximum frequency	$f_{max} = \frac{1}{T_{min}}$	20-21 4(a)
Resettable flip-flops (6)	Synchronous reset	$Q_{next} = D \cdot \overline{reset}$	18-19 5(d)
Hold time (6)	**Min-delay (hold)**	$t_{cd} \geq t_{hold} - t_{ccq}$	19-20 5(a)
	Hold with skew	$t_{cd} \geq t_{hold} - t_{ccq} + t_{skew}$	19-20 5(a)
Cycle time (4)	**Max-delay (setup)**	$T_c \geq t_{pcq} + t_{pd} + t_{setup}$	19-20 5(b)
	Itanium 2 bypass	$T_c = 90 + 1000 + 62 = 1152$ ps	19-20 5(b)
FSM (6)	Divide-by-3 next state	$S_1' = S_0,\ S_0' = \overline{S_1 + S_0},\ y = \overline{S_1}\,\overline{S_0}$	20-21 6(c)

Symbols:

$t_{data,max}$ = latest arrival at the capturing D (s) ↩

$t_{clk1,max}$ = latest launch clock (s) ↩

$t_{clk\text{-}q,max}$ = largest clock-to-Q delay (s) ↩

$t_{logic,max}$ = largest logic and wire delay (s) ↩

t_{setup} = setup time (s) ↩

T = clock period (s) ↩

$t_{clk2,min}$ = earliest capture clock (s) ↩

$t_{data,min}$ = earliest arrival at the

Free shared copy · Nur Mohammad

capturing D (s) ↩ ↩ t_{pd} = longest logic delay ↩

$t_{clk2,max}$ = latest capture clock (s) ↩ t_{ccq} = clock-to-Q contamination ↩ S_1S_0 = state bits

t_{hold} = hold time (s) ↩ t_{cd} = shortest logic delay ↩ y = counter output ↩

T_{min} = least period meeting setup (s) t_{pcq} = clock-to-Q propagation ↩

Questions:

No.	Paper	Marks	Type	Question
Setup and hold				
1	20-21 4(a)	10	numerical	In the following circuit of Figure 4(a), determine whether there is any set up or hold time violation.
2	18-19 5(c)	6	theory	Explain max-delay constraint and min-delay constraint in sequential circuits.
Resettable flip-flops				
3	18-19 5(d)	6	diagram	Sketch logic circuit of flip-flop with synchronous reset and explain its operation.
Hold time				
4	19-20 5(a)	6	theory	What is min-delay constraint? Find min-delay for a system sequenced with flip-flop. If min-delay occurs, what is the solution?
Cycle time				
5	19-20 5(b)	4	numerical	The Itanium 2 ALU self-bypass path is shown in Figure 5.1, and delays associated with each element are given in Table 5.1. Calculate the minimum cycle time T_c at which ALU self-bypass path will operate correctly. The earliest input to the late bypass multiplexer is imm value coming from another flip-flop. Will this path experience any hold-time failures?
Flip-flops				
6	20-21 4(b)	6	diagram	Show the circuit diagram of an asynchronous resettable Flip-Flop and explain its operation utilizing a timing diagram.
7	20-21 6(f)	4	theory	Fill in the truth table for the flip flop shown in Figure 6(f). Is this a positive edge triggered flip flop?
FSM				
8	20-21 6(c)	6	design	You have to design a divide-by-3 counter using FSM. (i) Draw the state transition diagram of the finite state machine described. (ii) Derive the state transition table and equations for the next-state logic. (iii) Draw the complete FSM circuit.




Figure 9: 20-21 4(a): Figure 4(a) of the paper (redrawn)




Figure 10: 19-20 5(b): Figure 5.1 of the paper (redrawn)




Figure 11: 20-21 6(f): Figure 6(f) of the paper (redrawn)

ϕ	$\overline{\phi}$	D	X	Y	$\overline{Q}$	Q
0	1		1			1
1	0	1				
0	1	1				
1	0	1				

Figure 12: 20-21 6(f): The table of Figure 6(f), as printed

Free shared copy · Nur Mohammad

4.10. Datapath:

13 marks, 2 questions, in 2 of 3 papers. Book: Weste Ch. 11.

Most often design (1 of 2). Subtopics: Adders; Bus architectures.

Formulas:

Subtopic	Formula	Equation	Used in
Adders (6)	**Full adder**	$S = A \oplus B \oplus C_{in}$, $C_{out} = AB + C_{in}(A \oplus B)$	18-19 6(b)
	Mirror adder sum	$S = ABC_{in} + (A + B + C_{in})\overline{C_{out}}$	18-19 6(b)

Questions:

No.	Paper	Marks	Type	Question
Adders				
1	18-19 6(b)	6	design	Design and implement full adder logic circuit.
Bus architectures				
2	20-21 5(b)	7	theory	A 4-bit datapath consists of register, ALU and a shifter. Show two possible bus architectures of the system such that an addition operation of two operands stored in the register and storing the result back in the register can be computed in at most two clock cycles.

4.11. Memories and arrays:

40 marks, 6 questions, in 3 of 3 papers. Book: Weste Ch. 12.

Most often diagram (4 of 6). Subtopics: PLA; DRAM; SRAM; ROM.

Formulas:

Subtopic	Formula	Equation	Used in
PLA (10)	XOR as sum of products	$A \oplus B = A\overline{B} + \overline{A}B$	20-21 6(e)
DRAM (7)	**DRAM read swing**	$\Delta V = \pm\frac{V_{DD}}{2}\frac{C_{cell}}{C_{cell} + C_{bit}}$	18-19 6(d)
SRAM (16)	SRAM sizing	pull-down > access > pull-up	19-20 6(c)
	Bit-line read time	$t = \frac{C_{bit}\,\Delta V}{I_{cell}}$	20-21 5(a)
ROM (7)	**NOR ROM**	bit line = $\overline{\sum \text{word lines with a transistor}}$	19-20 6(d)

Free shared copy · Nur Mohammad

No.	Paper	Marks	Type	Question

Symbols:

A, B = inputs ↩ ΔV = swing needed (V) ↩

C_{bit} = bit-line capacitance (F) ↩ I_{cell} = cell read current (A) ↩

Questions:

No.	Paper	Marks	Type	Question
PLA				
1	20-21 6(e)	3	diagram	Sketch a dot diagram for a 2-input XOR using a PLA.
2	18-19 6(c)	7	diagram	Define PLA and PAL. Sketch a 3-input and 2-output PLA implementing the following logic expressions- $s = a\bar{b}\,\bar{c} + \bar{a}b\bar{c} + \bar{a}\,\bar{b}c + abc$, $c = ab + bc + ac$
DRAM				
3	18-19 6(d)	7	theory	Explain how data is written and read in a DRAM sub-array.
SRAM				
4	20-21 5(a)	10	diagram	(i) Show the circuit diagram of a 2 x 2 SRAM array which uses 6-transistor memory cell as basic storage cell. Clearly show the row select, column select, pre-charge and sense signal in your circuit. (ii) Explain how the READ and WRITE operation are performed showing the second row and first column cell as an example. (iii) Explain how sense amplifier reduces the READ time of the cell.
5	19-20 6(c)	6	theory	Draw logic diagram of a SRAM cell and explain its different modes of operation.
ROM				
6	19-20 6(d)	7	diagram	Design and implement a pseudo-nMOS ROM to store the data shown in Figure 6.1. Also draw the dot diagram representation.

4.12. Verilog, VHDL and design flow:

24 marks, 5 questions, in 2 of 3 papers. Book: Weste Appendix A.

Most often design (3 of 5). Subtopics: VHDL; Design flow; Verilog.

Questions:

No.	Paper	Marks	Type	Question
VHDL				
1	18-19 1(d)	8	design	Write the VHDL code to implement the following Boolean expression: $F = AB + \overline{A}BC + BC$.
2	18-19 3(a)	2	theory	What is VHDL? Write down the advantages of VHDL.
Design flow				
3	20-21 4(c)	6	theory	Suppose you have written Verilog code to operate a microprocessor. What will be the upcoming steps till its fabrication? Briefly explain your answer.
Verilog				
4	20-21 6(b)	5	design	Design a 7-segment display driver in Verilog.
5	20-21 6(d)	3	design	Write a Verilog code for the FSM described in Question 6(c).

Free shared copy · Nur Mohammad

5. Derivations:

Every derivation asked, in book order. Each outline gives the steps; the link opens the full working.

No.	Paper	Marks	Derivation	Outline
MOS transistor theory				
1	19-20 2(a)	8	I-V equations	Write the channel charge and electron speed; integrate along the channel; set the pinch-off condition.
2	18-19 2(a)	6	Threshold voltage	Name the four voltage components; find the depletion charge; add them up.
3	18-19 TT2 8(a)	5	Threshold voltage	Find the depletion charge with VSB; subtract the zero-bias case; name gamma.
CMOS inverter				
4	18-19 2(d)	8	DC characteristics	Set the two currents equal; solve each region; find VM, VIL and VIH.
Fabrication				
5	18-19 1(b)	5	Oxidation	Write the three fluxes; set them equal; find the growth speed; integrate; take the two limits.
6	18-19 TT1 7(b)	6	Oxidation	Write the three fluxes; set them equal; find the growth speed; integrate; take the two limits.
Delay and logical effort				
7	18-19 3(d)	7	Best number of stages	Write D(N); differentiate; set to zero; solve for rho; use log F to base rho.
Power				
8	20-21 3(c)	8	Dynamic power	Add the energy per cycle for dynamic power; divide the capacitor charge by the saturation current for delay.

6. Repeat tracker:

No repeats among these papers.

7. Question style:

How each topic was asked, as a number of questions.

Topic	Theory	Derivation	Numerical	Diagram	Design
MOS transistor theory	3	3	·	·	·
CMOS inverter	5	1	·	·	·
Fabrication	10	2	·	·	·
Delay and logical effort	2	1	8	·	2
Power	4	1	3	·	·
Interconnect	2	·	·	·	·
Scaling	3	·	·	·	·
Combinational logic styles	5	·	1	6	2
Sequential circuits and timing	3	·	2	2	1
Datapath	1	·	·	·	1
Memories and arrays	2	·	·	4	·
Verilog, VHDL and design flow	2	·	·	·	3

Free shared copy · Nur Mohammad

8. Study order:

Topics by marks offered, with the share of all marks covered so far. Papers offer more marks than you answer, so this is a guide to where marks have been, not a score.

No.	Topic	Marks	Covered so far
1	Delay and logical effort	79	16 %
2	Combinational logic styles	72	31 %
3	Fabrication	67	45 %
4	Power	48	54 %
5	Sequential circuits and timing	48	64 %
6	Memories and arrays	40	72 %
7	CMOS inverter	38	80 %
8	MOS transistor theory	33	87 %
9	Verilog, VHDL and design flow	24	92 %
10	Scaling	17	95 %
11	Datapath	13	98 %
12	Interconnect	10	100 %

Free shared copy · Nur Mohammad