{"payload":{"header_redesign_enabled":false,"results":[{"id":"291888338","archived":false,"color":"#b2b7f8","followers":3,"has_funding_file":false,"hl_name":"nusgart/uhdl_mister","hl_trunc_description":"A port of the UHDL CADR project to the MiSTer. Based off of <a href=\"https://tumbleweed.nu/r/uhdl\" rel=\"nofollow\">https://tumbleweed.nu/r/uhdl</a> and <a href=\"https://github.com/lisper/cpus-caddr\">https://github.com/lisper/cpus-caddr</a>.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":291888338,"name":"uhdl_mister","owner_id":6343517,"owner_login":"nusgart","updated_at":"2022-01-05T17:43:44.309Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Anusgart%252Fuhdl_mister%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/nusgart/uhdl_mister/star":{"post":"YW1lFPVCjoCDk0a_zl6j51YLns8Ieu1zCaHxSOgmSNVtVbYQTep8NsVvMKHk-UdszkH_zclYBCYiXpUg73MYQA"},"/nusgart/uhdl_mister/unstar":{"post":"DgMxNLRrr9rOsJh-uWGJs0amIqnzu9_dQQJWFcLv9IkXZsQmOi11CRsEFheP5DLetaVoMdfBM9gGbrflL7q8GQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"4WyRlXMutG6tcLJeJXB0qrZNWLK3Jb6fEXgHi9gahIdMVg4nXDEIWrHYhT5_x9nik3L_I2Q-0Eg9rvXezufAHA"}}},"title":"Repository search results"}