International Rectifier

- Logic-Level Gate Drive
- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KVRMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated
- Lead-Free


Description


Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing

IRLI530NPbF

HEXFET® Power MOSFET







Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	12	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	8.6	Α
I _{DM}	Pulsed Drain Current ① ⑥	60	
P _D @T _C = 25°C	Power Dissipation	41	W
	Linear Derating Factor	0.27	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
E _{AS}	Single Pulse Avalanche Energy@6	150	mJ
I _{AR}	Avalanche Current①⑥	9.0	Α
E _{AR}	Repetitive Avalanche Energy①	4.1	mJ
dv/dt	Peak Diode Recovery dv/dt 36	5.0	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		3.7	0000
$R_{\theta JA}$	Junction-to-Ambient		65	°C/W

IRLI530NPbF

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	100			V	V _{GS} = 0V, I _D = 250μA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.122		V/°C	Reference to 25°C, I _D = 1mA®
				0.100		V _{GS} = 10V, I _D = 9.0A ⊕
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.120	Ω	V _{GS} = 5.0V, I _D = 9.0A ④
				0.150		V _{GS} = 4.0V, I _D = 8.0A ④
V _{GS(th)}	Gate Threshold Voltage	1.0		2.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
9 _{fs}	Forward Transconductance	7.7			S	V _{DS} = 50V, I _D = 9.0A®
	D : 1 0 1 1 0 1			25		V _{DS} = 100V, V _{GS} = 0V
I _{DSS}	Drain-to-Source Leakage Current			250	μA	V _{DS} = 80V, V _{GS} = 0V, T _J = 150°C
1	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 16V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	I IIA	V _{GS} = -16V
Qg	Total Gate Charge			34		I _D = 9.0A
Q _{gs}	Gate-to-Source Charge			4.8	nC	V _{DS} = 80V
Q _{gd}	Gate-to-Drain ("Miller") Charge			20		V _{GS} = 5.0V, See Fig. 6 and 13 ④ ⑥
t _{d(on)}	Turn-On Delay Time		7.2			V _{DD} = 50V
t _r	Rise Time		53		ns	I _D = 9.0A
$t_{d(off)}$	Turn-Off Delay Time		30		115	$R_{G} = 6.0\Omega, V_{GS} = 5.0V$
t _f	Fall Time		26			R _D = 5.5Ω, See Fig. 10 ⊕ ⊚
			4.5			Between lead,
L_D	Internal Drain Inductance	_	4.5		-	6mm (0.25in.)
1	Internal Source Inductance — 7.5 —		— nH	from package		
L _S	Internal Source Inductance		7.5			and center of die contact
C _{iss}	Input Capacitance		800			V _{GS} = 0V
C _{oss}	Output Capacitance		160		pF	V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		90		Pi	f = 1.0MHz, See Fig. 56
С	Drain to Sink Capacitance		12			f = 1.0MHz

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions	
Is	Continuous Source Current			12		MOSFET symbol	
	(Body Diode)		-	12	Α	showing the	
I _{SM}	Pulsed Source Current				0		integral reverse
	(Body Diode) ①⑥			60		p-n junction diode.	
V _{SD}	Diode Forward Voltage			1.3	V	T _J = 25°C, I _S = 6.6A, V _{GS} = 0V ④	
t _{rr}	Reverse Recovery Time		140	210	ns	$T_J = 25^{\circ}C, I_F = 9.0A$	
Q _{rr}	Reverse RecoveryCharge		740	1100	nC	di/dt = 100A/µs ⊕ ⊚	
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)					

Notes

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② Starting $T_J = 25^{\circ}C$, L = 3.1 mH $R_G = 25\Omega$, $I_{AS} = 9.0 \text{A}$. (See Figure 12)
- $\label{eq:loss} \begin{array}{l} \mbox{ } 3 \mbox{ } I_{SD} \leq 9.0A, \mbox{ } di/dt \leq 540A/\mu s, \mbox{ } V_{DD} \leq V_{(BR)DSS}, \\ \mbox{ } T_{J} \leq 175^{\circ} \mbox{C} \end{array}$
- ⑤ t=60s, f=60Hz
- © Uses IRL530N data and test conditions

International TOR Rectifier

IRLI530NPbF




Fig 1. Typical Output Characteristics,




Fig 2. Typical Output Characteristics,




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

International TOR Rectifier

IRLI530NPbF




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

IRLI530NPbF

Peak Diode Recovery dv/dt Test Circuit







Fig 14. For N-Channel HEXFETS

IRLI530NPbF

International TOR Rectifier

TO-220 Full-Pak Package Outline

Dimensions are shown in millimeters (inches)




TO-220 Full-Pak Part Marking Information



ASSEMBLED ON WW 24 1999

IN THE ASSEMBLY LINE "K"

Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 07/04

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/