

Code: 20EC11T

[ Max. Marks : 100

10

7

3 .

10

1166

Time: 3 Hours]

		 			And the second	200
Register						
Number	36	 		 1 1 10		

I Semester Diploma Examination, August/September-2022

# **DIGITAL ELECTRONICS**

Instructions: (1) Answer one full question from each section.

(2) One full question carries 20 marks.

## SECTION - I

- 1. (a) Perform following operations:
  - (i)  $192_{(10)} = \dots (2)$
  - (ii)  $101.111_{(2)} = \dots (10)$
  - (iii) ABC.12<sub>(16)</sub> = .....<sub>(10)</sub>
  - (iv)  $976_{(10)} = \dots BCD$
  - (v)  $82_{(10)} = \dots (8)$
  - (b) (i) Subtract 72<sub>(10)</sub> from 98<sub>(10)</sub> using 2' complement method.
    - (ii) Compare analog and digital signals.
- 2. (a) Perform following operations:
  - (i)  $FC12_{(16)} + ABFD_{(16)}$
  - (ii)  $11011_{(2)} 10111_{(2)}$
  - (iii)  $10111_{(2)} + 11011_{(2)}$
  - (iv) Convert decimal number 972 to Excess 3 code
  - (v)  $712_{(8)} + 531_{(8)}$



			1 1 1 Doolean equations	for
	(b)	(i)	What are universal gates? Write symbol and Boolean equations universal gates.	, 101
	*	(ii)	What is an ASCII code? List its any two features.	5
			SECTION – II	
3.	(a)	(i)	Write any 5 Boolean identities.	5
	20° + 3 1 G	(ii)	Reduce the given Boolean equation using Boolean laws and rules draw logic circuit.	and 5
	.*		$Y = A B C + \overline{A}BC + \overline{A}\overline{B}\overline{C} + \overline{A} B \overline{C}$	
	(b)	State	e and prove Demorgan's theorem.	10
4.	(a)		uce the given equation using Karnaugh Map and write logic circuit for ced equation.	the
		•	$Y = \overline{A}\overline{B}C\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}BCD + \overline{A}BCD + \overline{A}BC\overline{D} + \overline{A}BC\overline{D}$	
	(b)	(i)	Convert the SOP equation $Y = ABC + \overline{A}\overline{B}\overline{C}$ to POS equation.	5
		(ii)	Convert the POS equation $Y = (A + B + C) (\bar{A} + \bar{B} + \bar{C})$ to SOP equation	on. 5
			SECTION – III	
5.	(a)	(i)	What are combinational circuits? Give three examples.	5
		(ii)	Write truth table, equations, and logic diagram for Half Adder.	5
	(b)		t is full subtractor? Write truth table, equations, and logic diagram for actor.	full 10
6.	(a)	With	neat circuit diagram explain operation of 3-bit parallel Adder.	10
	(b)		e truth table, equations, and logic diagram for 2-bit comparator.	10



# SECTION – IV

7.,	(a)	What are multiplexers? Write truth table, equations and logic diagram for 2:1 MUX.	10
	(b)	Write truth table, equations for 4:1 MUX. Implement 4:1 MUX using 2:1 MUX.	10
8.	(a)	(i) Realize AND gate and OR gate using MUX.	5
		(ii) Write truth table, equations, and logic diagram for 1: 4 DEMUX.	5
,	(b)	Write truth table, equations and logic diagram and explain decimal to BCD Encoder.	10
		SECTION – V	
9.	(a)	Write truth table, equations and logic diagram for BCD to decimal decoder.	10
	(b)	Write truth table, equations and logic diagram for 4: 2 priority encoder.	10
10.	(a)	(i) Mention advantages and disadvantages of ICs.	5
		(ii) Classify ICs based on scale of integration.	5
	(b)	(i) Mention features of standard TTL.	5
4		(ii) Describe the interfacing between TTL and CMOS	_



## I semester Diploma Examinations, August/September-2022

## **20EC11T**, Digital Electronics, Scheme of valuation

### SECTION - I

Q 1a. (1M step + 1M answer=2M)\* 5 = 10M

Q 1b.i. (converting 72 to binary 2M+converting 98 to binary 2M+finding 2'compliment 2M +answer 1M ) = 7M

Q 1b.ii. (1M each difference \*3) = 3M

Q 2a. (2M\*5)=10M

Q 2b.i. (Definition 1M + symbols (1M + 1M) + equations (1M + 1M) = 5M

Q 2b.ii. (What is ASCII 3M + features (1M \*2)) = 5M

### SECTION – II

Q 3a.i. Identities 1M\*5=5M

Q 3a.ii. (Reduction 3M + circuit 2M) = 5M

Q 3b. Theorem1 (statement/Equation 2M +circuit 1M + TT 2M) +

Theorem2 (statement/Equation 2M +circuit 1M + TT 2M)=10M

Q 4a. (Drawing map 1M + filling cells 2M + Grouping 3M + Reduced equation 2M + circuit diagram 2M) = 10M

Q 4b.i. SOP to POS (steps 3M + result 2M) = 5M

Q 4b.ii. POS to SOP (steps 3M + result 2M) = 5M

### SECTION – III

Q 5a. (what is combinational ckt. 2M + examples (1M\*3) = 5M

Q 5a.ii. (TT 2M + equations 2M + Ckt. 1M) = 5M

Q 5b. (What is full subtractor 3M + TT 2M + Equations 2M + circuit diagram <math>3M) = 10M

Q 6a. (circuit diagram 5M + Operation 5M) = 10 M

Q 6b. (TT 4M + Equations 3M + Ckt. 3M) = 10M

## **SECTION - IV**

- Q 7a. (What is MUX 3M + TT 2M + Equation 2M + circuit diagram <math>3M) = 10M
- Q 7b. (TT 3M + Equation 2M + Implementation 5M) = 10M
- Q 8a.i. (implementation of AND 3M + implementation of OR 2M) =5M
- Q 8a.ii. (TT 2M + Equation 1M + circuit diagram 2M) = 5M
- Q 8b. (TT 2M + Equation 4M +Explation 2M +circuit diagram 2M) = 10M

### SECTION – V

- Q 9a. (TT 2M + Equation 4M + circuit diagram 4M) = 10M
- Q 9b. (TT 2M + Equation 4M + circuit diagram 4M) = 10M
- Q 10a.i. Advantages 3M + Disadvantages 2M = 5M
- Q 10a.ii. Classification 5M
- Q 10b.i. Features (1M \*5) = 5M
- Q 10b.ii. (Diagram 2M + Theory 3M) = 5M

## I semester Diploma Examinations, August/September-2022


## **20EC11T**, Digital Electronics

### **MODEL ANSWERS**

### SECTION - I

**Q1a** Perform following operations. 2\*5=10M

(i)




(ii) 
$$101.111_{(2)} = (1*2^2) + (0*2^1) + (1*2^0) + (1*2^{-1}) + (0*2^{-2}) + (1*2^{-3}) = 5.875_{(10)}$$

(iii) ABC.12<sub>(16)</sub> = 
$$(A*16^2)+ (B*16^1)+(C*16^0)+(1*16^{-1})+ (2*16^{-2})$$
  
=  $(10*16^2)+ (11*16^1)+(12*16^0)+(1*16^{-1})+ (2*16^{-2}) = 2748.07031_{(10)}$ 

(iv)  $976_{(10)} = 1001\ 0111\ 0110\ (BCD)$  write 4 bit BCD for each digit.

(v)



Q1b.i. Subtract  $72_{(10)}$  from  $98_{(10)}$  using 2's complement method 2+2+2+1=7M $98_{(10)} - 72_{(10)}$ 

1) 
$$72_{(10)} = 1001000_{(2)}$$
 2)  $98_{(10)} = 1100010_{(2)}$ 

2  $\frac{98}{236} - 0$ 

2  $\frac{18}{49} - 0$ 

2  $\frac{12}{4} - 1$ 

2  $\frac{12}{4} - 0$ 

3  $\frac{1}{4} = 0$ 

3  $\frac{1}{4} = 0$ 

4  $\frac{1}{4} = 0$ 

3  $\frac{1}{4} = 0$ 

4  $\frac{1}{4} = 0$ 

6  $\frac{1}{4} = 0$ 

6  $\frac{1}{4} = 0$ 

6  $\frac{1}{4} = 0$ 

7  $\frac{1}{4} = 0$ 

8  $\frac{1}{4} = 0$ 

9  $\frac{1}{4} = 0$ 

1  $\frac{1}{4} =$ 

Q1b.ii. Compare analog and digital signals.

e amplitude does not continuously
es with respect to time
uare wave
2 states ,logic 0 & logic 1
is less
o debug digital circuts.
_

Q2a. Perform following operations. 2M\*5=10M

- (i) F C 1 2<sub>(16)</sub> +A B F D<sub>(16)</sub> 1 A 8 0 F<sub>(16)</sub>
- (ii) 1 1 0 1 1<sub>(2)</sub>
  -1 0 1 1 1<sub>(2)</sub>
  -1 0 0 1 0 0<sub>(2)</sub>

(iv)  $973_{(10)} = 1100\ 1010\ 0110\ Excess 3$ 


$$9+3 = 12 = 1100 BCD$$

$$7+3 = 10 = 1010 BCD$$

$$3+3 = 6 = 0110 BCD$$

Q2b. What are universal gates? Write symbol and Boolean expressions for universal gates. 1+2+2=5M

NAND and NOR gates are called universal gates. By using only NAND or NOR gates, all basic gates ie AND,OR and NOT gates can be realized.



Q2b.ii. What is ASCII code? List its any two features. 3+2=5M

ASCII stands for American Standard code for Information Interchange.It is alphanumeric code ie it represent Numbers, alphabets and special characters. It is used in computers.

Features: 1.It is a 7 bit code.  $2^7 = 128$  ASCII codes are present.

- 2.ASCII for numbers from 0 to 9 are obtained by preceding 011 to 4 bit value of the number. ASCII for 5 is 011 0101
- 3. This code allows manufacturers to standardize computer hardware such as keyboard ,printers and video displays.

#### SECTION - II

Q3a.i. Write any 5 Boolean identities.

1M\*5=5M

$$A + 0 = A$$

$$A + 1 = 1$$

$$A \cdot 0 = 0$$

$$A + A = A$$

$$A + \overline{A} = 1$$

$$A \cdot A = A$$

$$A = A$$


$$A = A$$

$$A + AB = A$$

$$A + \overline{AB} = A + B$$

$$A(\overline{A} + B) = AB$$

Q3a.ii. Reduce the given Boolean expression using laws and rules and draw logic diagram. 3+2=5M




3b.State and prove Demorgan's theorems. 5+5=10M

(1) De Morgan's First theorem states that, "The complement of product of variables is equal to the sum of the complements of individual variables".

$$\overline{A} + \overline{B} = \overline{A.B}$$


Proof using Truth Table



(2) De Morgan's Second theorem states that, "The complement of sum of variables is equal to the product of the complements of individual variables".

$$\overline{A} \cdot \overline{B} = \overline{A + B}$$


Proof using Truth Table



Visueswaa. D.N SGZ/EC

Α	В	Ā·B	A+B	A+B	$\overline{A} \cdot \overline{B}$
0	0	١	(	1	1
	1	1	١	0	0
	,	,	1	0	0
1	0	<b>1</b>	'		$\sim$
1	١	0		0	
			=/		
0	1 0 1	1	0	0	0

 $4a. Reduce \ the \ given \ equation \ using \ Karnaugh \ map \ and \ write \ logic \ circuit \ for \ reduced \ equation. 1 + 2 + 3 + 2 + 2 = 10M$ 



Q4b.i. Convert the SOP equation to POS 3+2=5M

SOP to POS  

$$Y = ABC + \overline{ABC}$$
  
In Simple form  $Y = \sum (A,B,C)(7,0)$ 

1) Replace & by TT

2) Write all missing numbers till 7.

3) IN9úte POS equation.

Y=TT(A,B,c)(1,2,3,4,5,6)  
Y=TT(A,B,c)(1,2,3,4,5,6)  
Y=(A+B+c)·(A+B+c)·(A+B+c).  

$$(\overline{A} + B + \overline{c}) \cdot (\overline{A} + \overline{B} + C)$$
.

Q4b.ii. Convert the given POS equation to SOP. 3+2=5M

POS to SOP

Y = (A+B+C)·(Ā+B+C)

In simple form

Y = TT (A,B,C) (O, 7)

To (onvert to SOP

1) Replace TT by 
$$\geq$$

2) White all missing numbers tell 7

3) Write SOP equation.

Y =  $\geq$  (A,B,C) (1,2,3,4,5,6)

Y =  $\bar{A}\bar{B}\bar{C}$  +  $\bar{A}\bar{B}\bar{C}$ 

An. Vis Visnesnaa. D.W SG2/EC

### SECTION - III

Q5a.i.What are combinational circuits? Give three examples.


A combinational circuit is the digital logic circuit in which the output depends on the combination of inputs at that point of time and not on past state of the output. There is no feedback from output to input. It does not have memory.

Examples: encoder, decoder, multiplexer, demultiplexer, half adder, full adder, half subtractor ,full subtractor

Q5a.ii. Write truth table, equations and logic diagram for half adder. 2+2+1=5M

$$CARRY = A.B$$

$$Sum = A\overline{B} + \overline{A}B$$
  
 $Sum = A \oplus B$ 



A	В	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Q5b. What is full subtractor? Write truth table, equations and logic diagram for full subtractor. 3+2+3=10M

Full subtractor is a combinational circuit which subtracts three bits and gives out difference and borrow as outputs.

A	В	Bin	Difference(D)	Borrow(B <sub>out</sub> )
			A-B-Bin	
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1





## Diff crence




$$D = \overline{ABBin} + \overline{ABBin} + \overline{ABBin} + \overline{ABBin}.$$

## Borre





Q6a. With neat circuit diagram explain operation of 3bit parallel adder. 5+5=10M



A 3 bit parallel adder consists of 3 full adders FA0,FA1 and FA2. FA0 is used as half adder by grounding Cin input.

FA0 addes A0 and B0 and generates LSB of sum S0 and carry C0.

FA1 addes A1 and B1 and generates next sum bit S1 and carry C1.

FA2 addes A2 and B2 and generates MSB of sum S2 and final carry CY.

Parallel adder are fast compared to serial adder.


Each adder has to wait for the carry which is to be generated from the previous adder in chain. The propagation delay( delay associated with the travelling of carry bit) is found to increase with the increase in the number of bits to be added.


Q6b. Write truth table, equations and logic diagram for 2- bit comparator. 4+3+3=10M

A comparator used to compare two binary numbers each of two bits is called a 2-bit Magnitude comparator. It consists of four inputs and three outputs to generate less than, equal to, and greater than between two binary numbers.

Inputs are A=A1A0, B=B1B0 Outputs are A=B, A < B, A > B

	Inp	uts			Outputs	
$\mathbf{A_1}$	A <sub>0</sub>	Bi	$\mathbf{B}_0$	A>B	A=B	A <b< th=""></b<>
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	`1	0	0	0	1
0	0	1	1	0	0	1
0	1	õ	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	Ō	1	0	0	1 .	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0






 $A < B = A_1 A_0 B_1 B_0 + \overline{A_1} A_0 \overline{B_1} B_0 + A_1 \overline{A_0} B_1 \overline{B_0}$   $= \overline{(A_0 \oplus \overline{B_0}) \cdot (A_1 \oplus B_1)}$  A = B

AIAO BIB	00.	0 1	111	10	
00	0			1 \	L
01/	0	0	1		
11	0	0	0	0	١
10	0	0	1	0	
			' '		•

(A=B) = A, BI + A, BIBO + A, A, Bo




### **SECTION-IV**

Q7a. What are Multiplexers? Write truth table, equations and logic diagram for 2:1 MUX. 3+2+2+3=10M

A multiplexer is a combinational digital logic circuit which has n number of inputs, only one output and m number of select line. Depending on the logic inputs on select lines one of the input is connected to the output.

 $2^m = n$ . if there are 16 data lines then 4 select lines are required because  $2^4 = 16$ .It is used as data selector. A 2:1 Mux has 2 data lines D0 and D1,  $2^1 = 2$  hence 1 seslect line(S) and 1 output (Y).




0	D0	
1	D1	

S

Y

$$Y = 5D_0 + 5D_1$$



Q7b. Write truth table and equations for 4:1 MUX . Implement 4:1 MUX using 2:1 MUX. 3+2+5=10M

For 4:1 MUX: 4 Data lines (D0,D1,D2,D3)  $2^2 = 4$  hence 2 select lines (S0, S1), output (Y)

 $Y = \overline{S0} \cdot \overline{S1} \cdot D0 + \overline{S0} \cdot S1 \cdot D1 + S0 \cdot \overline{S1} \cdot D2 + S0 \cdot S1 \cdot D3$ 

S0	<b>S</b> 1	Y
0	0	D0
0	1	D1
1	0	D2
1	1	D3

To implement 4:1 MUX using 2:1 MUX ,Three 2:1MUX are required.


To implement above truth table logic ckt is

$$Y = \overline{50} \, \overline{51} \, D_0 + \overline{50} \, \overline{51} \, D_1 + \overline{50} \, \overline{51} \, D_2 + \overline{50} \, \overline{51} \, D_3$$


$$\begin{array}{c} D_0 \\ D_2 \\ \hline \\ S_0 \\ \hline \\ D_1 \\ \hline \\ \end{array}$$

$$\begin{array}{c} 2:1 \\ \text{mux} \\ \hline \\ S_1 \\ \hline \end{array}$$

Q 8a.i. Realize AND gate OR gate using MUX. 3+2=5M AND gate:



OR gate




Α	В	A+B
0	0	0
0	1	
1	0	]
1	1	1

Q 8.a.ii. Write truth table, equations and logic diagram 1:4 DMUX. 2+1+2=5M

A 1:4 DMUX consists of  $\,$  one data line  $D_{in}$  , 2 select lines S0,S1 and 4 output lines Y0,Y1,Y2,Y3.

S0	<b>S</b> 1	Y0	Y1	Y2	Y3
0	0	D <sub>in</sub>	0	0	0
0	1	0	$D_{in}$	0	0
1	0	0	0	$D_{in}$	0
1	1	0	0	0	D <sub>in</sub>

$$Y0 = \overline{S0} \cdot \overline{S1} \cdot D_{in} \qquad Y1 = \overline{S0} \cdot S1 \cdot D_{in} \qquad Y2 = S0 \cdot \overline{S1} \cdot D_{in} \qquad Y3 = S0 \cdot S1 \cdot D_{in}$$



## 8 b. Wite truth table equations and logic diagram and explain decimal to BCD encoder. 2+4+2+2=10M

Decimal to BCD encoder converts decimal number to BCD.It has 10 inputs corresponding to 10 decimal numbers

0 to 9. F0ur output lines A,B,C,D the BCD output.


A=8+9

B=4+5+6+7

C=2+3+6+7

D=1+3+5+7+9

Decimal	A	В	С	D
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1



**SECTION-V** 


Q 9a. Write truth table, equations, and logic diagram for BCD to decimal decoder. 2+4+4=10M

A	В	С	D	0	1	2	3	4	5	6	7	8	9
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1

A,B,C,D BCD inputs. 0 to 9 Decimal outputs.

 $0 = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D} \quad 1 = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot D \quad 2 = \overline{A} \cdot \overline{B} \cdot C \cdot \overline{D} \quad 3 = \overline{A} \cdot \overline{B} \cdot C \cdot D \quad 4 = \overline{A} \cdot B \cdot \overline{C} \cdot \overline{D}$ 


 $5=\overline{A} \cdot B \cdot \overline{C} \cdot D$   $6=\overline{A} \cdot B \cdot C \cdot \overline{D}$   $7=\overline{A} \cdot B \cdot C \cdot D$   $8=\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$   $9=\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot D$ 



## Q 9.b. Write truth table, equations and logic diagram for 4:2 priority encoder. 2+4+4=10M

A 4 to 2 priority encoder has **4 inputs**: Y3, Y2, Y1 & Y0 and **2 outputs**: A1 & A0. Here, the input, Y3 has the **highest priority**, whereas the input, Y0 has the **lowest priority**. In this case, even if more than one input is '1' at the same time, the output will be the (binary) code corresponding to the input, which is having **higher priority**.

Y3	Y2	Y1	Y0	A1	A0
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1



### Q 10 a.i. Mention advantages and disadvantages of IC's. 3+2=5M

#### **ADVANTAGES OF IC'S**

The main advantages IC as follows

- 1. Very small size: Thousands around components be incorporated square inch of chip.
- 2. Lesser weight: large number of components can packed in a single, weight is reduced.
- 3. **Reduced cost**: Due to mass production technique, price is reduced.
- 4. **High reliability**: Due to absence of soldered connection, few interconnections and small temperature rise And failure rate is low.
- 5. Low power requirement: As the size is small power consumption is less.
- 4 Easy replacements: In case of failure chip can easily be replaced.

### Disadvantages of integrated circuit

The main disadvantages of ICs are as follows

- 1.In an IC the various components are part of a small semiconductor chip and the individual component or components cannot be removed or replaced, therefore, if any component in an IC fails, the whole IC has to be replaced by a new one.
- 2. Inductors and Transformers cannot be incorporated in ICs.
- 3. It is not possible to fabricate capacitors that exceeds value of 30pF. Thus, high value capacitors are to be Connected externally to the IC.
- 4. Limited power rating as it is not possible to manufacture high power (greater than 10 W) ICs.
- 5. Quite delicate in handling, as these cannot withstand rough handling or excessive heat.
- 6. Because of its small size, it cannot dissipate more heat, when current in it increased. Hence ICs are damaged due to over current flowing through them.

Q 10 a.ii. Classify IC's based on scale of integration. 1M\*5=5M

### 1.Small scale integration (SSI)

The number of gates in the IC is less than 10, ie in a single package.

### 2.Medium-sale integration (MSI)

The number of gates in the IC is 10 to 100,ie in a single package.

## 3.Large-scale integration (LSI)

The number of gates in the IC is between 100 and 1000,ie in a single package.

### 4. Very large-scale integration (VLSI)

The number of gates in the IC is 20,000 to 10,00,000,ie in a single package.

### 5. Ultra large scale integration(ULSI)


The number of gates in the IC is 10,00,000 to 1,00,00,000,ie in a single package.

### Q10.b. Mention features of standard TTL. 1M\*5=5M


Features of Standard TTL family are:

- 1) P-delay (propagation delay) 10 ns
- 2) Power dissipation 10 mw per gate
- 3) Speed power product 100 PJ
- 4) Fan out 10
- 5) Basic gate are NAND
- 6) Fan in 8
- 7) Noise margin 0.5 mV.

Q 10b.ii. Describe the interfacing between TTL and CMOS. 2+3=5M



While designing digital systems using integrated circuits from different logic families, there is a need to interface the devices correctly. Since the logic voltage levels for different families are defined differently. Therefore at the lead which joins them, additional electronic components need to be connected to make them compatible. Above Fig. shows voltage levels and current for TTL and CMOS IC's.



The low outputs  $(V_{OL})$  from the TTL (0 to 0.8V) are compatible. Because they fit in wider low input bond  $(V_{IL})$  (0 to 1.5V) on CMOS IC. The HIGH output  $(V_{OH})$  from TTL IC is 2.4V to 5V and CMOS IC (V) is 3.5V to 5V. The range 2.4V to 3.5V will not fit within HIGH range of CMOS IC.

29

Hence when interfacing a TTL to CMOS IC using same +5V supply, a pull up resistor is required. This resistor is used to ensure that logic high is of sufficient voltage amplitude to operate CMOS IC properly. This is because of logic level voltage is greater för CMOS then for TTL logic HIGH.

The TTL IC's I<sub>OH</sub> and loc currents are sufficiently higher then I<sub>IH</sub> and I<sub>IL</sub> currents of CMOS. Driving CMOS from TTL the currents levels are not at all a problem.

### **CERTIFICATE**

"I certify that the model answer script prepared by me for the subject code 20EC11T is from the prescribed text books and the model answer script and the scheme of valuation prepared by me is correct."

Visueswaa. D.W SGL/EC

203-APS Polytechnic Somanhalli, Bangalore

Scrutinized by:

(DEVL DIT) (NETHRAVATHI H. R) LINGUAGIN (SHOBHARANI) M. W. Fyatty

(MV Jyothi)