COD LAB2 实验报告

姓名: 刘芷辰

学号: PB21111728

日期: 2023.4.11

1. 实验题目

寄存器堆与储存器及其应用

2. 实验目标

- 掌握寄存器堆功能、时序及其应用
- 掌握存储器的功能、时序
- 熟练掌握数据通路和控制器的设计和描述方法

3. 实验内容

3.1 PART 1 (寄存器堆设计与仿真)

逻辑设计

• 寄存器堆

```
`timescale 1ns / 1ps
   // 32 * WIDTH Register File
   module register file #(parameter WIDTH = 32)
4
   input clk,
                                             // 读端口0地址
   input [4:0] ra0,
                                             // 读端口1地址
   input [4:0] ral,
                                             // 写端口地址
   input [4:0] wa,
                                             // 写使能 (pos)
   input we,
                                             // 写端口数据
  input [WIDTH-1:0] wd,
   output [WIDTH-1:0] rd0,
                                             // 读端口0数据
   output [WIDTH-1:0] rd1
                                             // 读端口1数据
```

```
13
   );
    reg [WIDTH-1:0] regfile [0:31];
14
    assign rd0 = regfile[ra0];
15
    assign rd1 = regfile[ra1];
16
18
19
   always @(posedge clk) begin
20
       if(wa==0) regfile[0]<=0;
2.1
        else if (we) regfile[wa] <= wd;</pre>
22
   end
23
    endmodule
```

为了实现寄存器堆x0为0的功能,控制当wa为0时,写入的数据恒为0


寄存器堆功能仿真

• 仿真文件

```
`timescale 1ns / 1ps
2
   module testbench();
   parameter clk sep = 1;
3
4
   parameter time sep = 10;
   parameter width = 32;
6
   reg clk;
7
   reg [4:0] ra0;
8
   reg [4:0] ral;
9
   reg [4:0] wa;
   reg we;
   reg [width-1:0] wd;
12
   wire [width-1:0] rd0;
   wire [width-1:0] rd1;
13
   register file regfile (
14
15
   .clk(clk),
16
   .ra0(ra0),
17
   .ra1(ra1),
18
   .wa(wa),
19
   .we(we),
20
   .wd(wd),
   .rd0(rd0),
22
   .rd1(rd1)
23
   );
   initial begin
24
   clk = 0;
25
   ra0 = 5'h03;
26
```

```
27
   ra1 = 5'h12;
    forever #clk_sep clk = ~clk;
28
29
    end
   initial begin
30
   we = 1'b1;
   wa = 5'h03;
32
   wd = 32'h12345678;
33
34
   #time_sep
35
   we = 1'b1;
36
   #time_sep
37
   wa = 5'h12;
   wd = 32'h87654321;
38
39
   #time_sep
   we = 1'b1;
40
   wd = 32'habcdef01;
41
42
   #time_sep
   we = 1'b1;
43
44
   wa = 5'h0;
   wd = 32'h666ff899;
45
46
   #time_sep
47
   we = 1'b1;
48
   ra0 = 0;
49
   #time sep
   we = 1'b1;
50
   wa = 5'h0;
51
52
   #time_sep
53
   we = 1'b1;
   #time sep
   $finish;
55
56
   end
57
   endmodule
```

• 仿真波形



可以看出,在ra和wa为0时,ra显示的数据为0,并不是wd的写入数据,实现了x0为0的功能

3.2 PART 2 (存储器IP核例化及仿真)

IP核例化(含选做)



含选做部分一共七个IP核例化,从上到下分别为

IP核	参数设置
blk_men_gen_0	块式、write first、always enabled、non register
blk_men_gen_1	块式、read first、always enabled、non register
blk_men_gen_2	块式、no change、always enabled、non register
blk_men_gen_3	块式、write first、always enabled、primitives output register
blk_men_gen_4	块式、write first、always enabled、core output register
blk_men_gen_5	块式、write first、always enabled、two output register
dist_men_gen_0	分布式、non register

功能仿真

• 测试文件

```
`timescale 1ns / 1ps
2
    module tb();
3
    reg clk;
    reg [3:0] addr;
   reg [7:0] in;
6
   reg we;
7
   initial begin
8
   clk <= 1'b0;
9
   forever
10
   #1 clk <= ~clk;
11
    end
12
   initial begin
   addr <= 4'h0;
13
   in <= 8'h00;
14
   we <= 1'b0;
   #10 addr <= 4'h1;
   #10 addr <= 4'h2;
   #10 addr <= 4'h3;
18
   #10 addr <= 4'h4;
20
   #10 addr <= 4'h5;
21
   #10 addr <= 4'h6;
22
   #10 addr <= 4'h7;
23
   #10 addr <= 4'h8;
   #10 addr <= 4'h9;
24
```


```
#10 addr <= 4'hA;
25
    #10 addr <= 4'hB;
26
    #10 addr <= 4'hC;
27
    #10 addr <= 4'hD;
28
    #10 addr <= 4'hE;
29
30
    #10 addr <= 4'hF;
    #10 addr <= 4'h0;
32
    in <= 8'h00;
33
    we <= 1'b1;
34
    #10 addr <= 4'h1;
35
    in <= 8'h11;
    #10 addr <= 4'h2;
36
    in <= 8'h22;
37
    #10 addr <= 4'h3;
38
    in <= 8'h33;
39
40
    #10 addr <= 4'h4;
41
    in <= 8'h44;
42
    #10 addr <= 4'h5;
    in <= 8'h55;
43
44
    #10 addr <= 4'h6;
45
    in <= 8'h66;
    #10 addr <= 4'h7;
46
47
    in <= 8'h77;
48
    #10 addr <= 4'h8;
49
    in <= 8'h88;
50
    #10 addr <= 4'h9;
    in <= 8'h99;
51
    #10 addr <= 4'hA;
53
    in <= 8'hAA;
    #10 addr <= 4'hB;
    in <= 8'hBB;
55
    #10 addr <= 4'hC;
56
    in <= 8'hCC;
57
58
    #10 addr <= 4'hD;
    in <= 8'hDD;
59
    #10 addr <= 4'hE;
60
61
    in <= 8'hEE;
    #10 addr <= 4'hF;
62
    in <= 8'hFF;
63
64
    #10 addr <= 4'h0;
    we <= 1'b0;
65
    #10 addr <= 4'h1;
66
    #10 addr <= 4'h2;
67
    #10 addr <= 4'h3;
68
69
    #10 addr <= 4'h4;
```

```
#10 addr <= 4'h5;
71
   #10 addr <= 4'h6;
   #10 addr <= 4'h7;
   #10 addr <= 4'h8;
73
   #10 addr <= 4'h9;
   #10 addr <= 4'hA;
75
   #10 addr <= 4'hB;
   #10 addr <= 4'hC;
77
   #10 addr <= 4'hD;
78
79
   #10 addr <= 4'hE;
   #10 addr <= 4'hF;
   #10 $finish;
81
82
   end
   // block memory
83
84
   reg ena;
   wire [7:0] out block 0;
   wire [7:0] out_block_1;
   wire [7:0] out block 2;
   initial begin
88
   ena <= 1'b1;
90
   #330 ena <= 1'b0;
91
   forever
92
   #5 ena <= ~ena;
93
   end
   blk_mem_gen_0 test_block_0(
   .clka(clk),
96
   .addra(addr),
   .dina(in),
   .douta(out block 0),
   .wea(we)
100 );
101 blk mem gen 1 test block 1(
102 .clka(clk),
.addra(addr),
104 .dina(in),
.douta(out block 1),
106 .wea(we)
108 blk mem gen 2 test block 2(
109 .clka(clk),
.addra(addr),
111 .dina(in),
.douta(out block 2),
113 .wea(we)
114 );
```

```
115  // distributed memory
116  wire [7:0] out_dist;
117  dist_mem_gen_0 test_dist(
118  .clk(clk),
119  .a(addr),
120  .d(in),
121  .we(we),
122  .spo(out_dist)
123  );
124
125  endmodule
```


• 仿真结果

必做部分:



可以看出块式比分布式时序输出延后半个周期,这是因为块式是同步读端口,分布式是 异步读端口,而写优先直接显示了写入的数据,读优先先显示了之前的初始数据,再显 示了写入的数据,no change一旦写有效则读无效,因此没有显示出写入的数据,直到 we变为低电平

选做部分: (对仿真代码实例化部分修改例化模块即可)




可以看出块式比分布式时序输出延后,而同时勾选两个寄存器比只勾选一个寄存器还延后一个 周期,这是因为通过了两个寄存器进行输出

3.3 PART 3(寄存器堆的应用: FIFO队列)

LCU模块设计

1. FSM设计

• 状态机:



• 代码:

```
module FSM(
input clk, //时钟信号
input enq, //入队标志
```

```
4
     input deq,
                            //出队标志
                           //同步复位(高电平有效)
5
     input rst,
     input full,
                           //队满标志
6
                           //队空标志
7
     input emp,
     output reg [2:0] state //状态
8
9
    );
10
11
   parameter IDLE = 2'b00;//保持现状
12
13
   parameter ENQU = 2'b01;//入队状态
   parameter DEQU = 2'b10;//出队状态
14
    // parameter IDLE = 2'b11;
15
16
17
   reg [2:0] current state;
    reg [2:0] next state;
18
19
   //描述状态切换
20
   always @(posedge clk) begin
21
22
    if(rst) begin
23
      current_state <= IDLE;
24
    end
25
    else begin
26
      current state <= next state;</pre>
    end
27
28
    end
29
30
    //判断状态转移条件,描述状态转移规律
31
32
    always @(*) begin
33
    case (current state)
34
       IDLE:
35
       if(enq & ~full) begin
36
        next state = ENQU;
37
       end
38
       else if(deq & ~emp) begin
39
        next state = DEQU;
40
       end
      else begin
42
        next state = IDLE;
43
       end
44
45
       ENQU:
       if(enq & ~full) begin
46
47
        next state = ENQU;
48
       end
```

```
49
        else if(deq & ~emp) begin
50
          next state = DEQU;
51
        end
52
        else begin
         next state = IDLE;
54
        end
        DEQU:
57
        if(enq & ~full) begin
58
         next_state = ENQU;
        end
59
60
        else if(deq & ~emp) begin
61
          next state = DEQU;
        end
62
        else begin
63
         next state = IDLE;
67
68
        default:
69
          next_state = IDLE;
70
      endcase
71
      end
72
    //描述状态输出
73
74
    always @(posedge clk) begin
75
      state = current state;
76
    end
77
78
    endmodule
```

2. LCU模块 (调用FSM)

```
1
   module list control unit(
2
       input
                         clk,
3
4
       input
                         rst,
                                    // 入队数据
5
       input
                  [3:0] in,
       input
                                     // 入队边缘
6
                         enq,
                                    // 出队边缘
       input
                         deq,
                                     // 写端口数据
       input
                  [3:0] rd,
9
       output
                         full,
                                     // 队列空
10
       output
                         emp,
                                     // 出队数据
       output reg [3:0] out,
11
                                     // 读端口地址
12
                  [2:0] ra,
       output
                                     // 写使能
13
       output
                         we,
```

```
14
                                      // 写端口地址
       output [2:0] wa,
                                      // 写端口数据
15
                  [3:0] wd,
       output
       output reg [7:0] valid
                                      // 数据有效
16
17
                                      // 头指针
       reg [2:0] head;
18
                                      // 尾指针
19
       reg [2:0] tail;
                                      // 状态
20
       wire [1:0] state;
21
                                      // 当标志的每一位都为1时,说明队列已满
22
       assign full = &valid;
23
       assign emp = \sim (|valid);
                                     // 当标志的每一位都为0时,说明队列为空
24
                                      // 出队,读端口地址等于队头
25
       assign ra = head;
26
       assign we = enq & ~full & ~rst;
                                     // 入队, 写端口地址等于队尾
27
       assign wa = tail;
28
       assign wd = in;
29
       //状态产生
30
       FSM fsm(
31
32
         .clk(clk),
33
         .enq(enq),
34
         .deq(deq),
35
         .rst(rst),
36
         .full(full),
37
         .emp(emp),
38
         .state(state)
39
       );
40
41
       always @(posedge clk) begin
42
           if(rst) begin
43
               valid <= 8'h0;</pre>
               head <= 3'h0;
44
               tail <= 3'h0;
45
               out <= 3'h0;
46
47
           end
           else if (state == 2'b00) begin
48
49
               valid <= valid;</pre>
50
               head <= head;
               tail <= tail;
51
52
               out <= out;
53
           end
54
           else if(state == 2'b01) begin
55
               valid[tail] <= 1'b1;</pre>
56
57
               tail
                      <= tail + 3'h1;
58
           end
```

SDU模块设计

在显示单元中,输入的时钟信号是 100MHz 的,对于数码管来说频率过快,因此这里对其降频到 400Hz.


使用一个 18 位的模 250000 计数器, 在每个 100MHz 的时钟上升沿进行计数, 并在计数器值大于等于 249999)时对输出到寄存器堆的ra0进行加一, 实现对寄存器堆400Hz 的扫描.

```
`timescale 1ns / 1ps
2
   module segplay unit(
   input clk 100mhz,
3
   input [3:0] data,
   input [7:0] valid,
   output reg [2:0] addr,
6
   output [2:0] segplay an,
7
8
   output [3:0] segplay data
9
   // 降频到400Hz(250000倍)
11
   wire clk 400hz;
12
   reg [17:0] clk cnt;
   assign clk 400hz = ~(|clk cnt); // 每满250000翻转时钟
   always @(posedge clk_100mhz) begin
   if (clk cnt >= 18'h3D08F) begin // clk cnt >= 249999
   clk cnt <= 18'h00000;
   addr <= addr + 3'b001; //取遍八位,将有数据的输出
   end else
   clk cnt <= clk cnt + 18'h00001;
20
   end
22
   reg [2:0] segplay an reg;
23
   reg [3:0] segplay data reg;
   always @(posedge clk 100mhz) begin
```

```
if (clk_400hz && valid[addr]) begin //有数据在addr, 则数码管展示出来
segplay_an_reg <= addr;
segplay_data_reg <= data;
end
end
ssign segplay_data = (|valid) ? segplay_data_reg : 4'h0;
assign segplay_an = (|valid) ? segplay_an_reg : 3'h0;//队列为空则在最低位输出0
endmodule
```

FIFO顶层模块

将各部分例化,包括取边缘部分,在此给出框图:(省略clk和rst)



仿真


• 仿真文件:

```
`timescale 1ns / 1ps
2
    module tb();
3
    reg clk;
4
    reg rst;
5
    reg enq;
6
    reg deq;
7
    reg [3:0] in;
    wire [3:0] out;
8
    wire full;
9
10
    wire emp;
    fifo test(
11
    .clk(clk),
    .rst(rst),
13
```

```
14
    .enq(enq),
15
    .deq(deq),
16
    .in(in),
    .out(out),
17
    .full(full),
18
19
    .emp(emp)
20
    );
21
    initial begin
    clk <= 1'b0;
22
23
    forever
    #1 clk <= ~clk;
24
25
    end
26
    initial begin
    rst <= 1'b1;
27
    #5 rst <= 1'b0;
28
29
    end
    initial begin
30
    enq <= 1'b0;
31
    deq <= 1'b0;
32
33
    in <= 4'h0;
    #20 enq <= 1'b1; // 1st enqueue
34
    in <= 4'h1;
35
36
    #20 enq <= 1'b0;
    #20 enq <= 1'b1; // 2nd enqueue
37
38
    in <= 4'h2;
    #20 enq <= 1'b0;
39
    #20 enq <= 1'b1; // 3rd enqueue
40
    in <= 4'h3;
41
    #20 enq <= 1'b0;
42
43
    #20 enq <= 1'b1; // 4th enqueue
    in <= 4'h4;
44
    #20 eng <= 1'b0;
45
    #20 enq <= 1'b1; // 5th enqueue
46
47
    in <= 4'h5;
    #20 enq <= 1'b0;
48
49
    #20 enq <= 1'b1; // 6th enqueue
50
    in <= 4'h6;
    #20 enq <= 1'b0;
51
52
    #20 enq <= 1'b1; // 7th enqueue
53
    in <= 4'h7;
    #20 enq <= 1'b0;
54
    #20 enq <= 1'b1; // 8th enqueue
55
    in <= 4'h8;
56
57
    #20 enq <= 1'b0;
    #20 enq <= 1'b1; // 9th enqueue (invalid)</pre>
58
```

```
59
    in <= 4'h9;
60
    #20 enq <= 1'b0;
    #20 enq <= 1'b1; // 10th enqueue (invalid)</pre>
61
    in <= 4'hA;
62
    #20 enq <= 1'b0;
63
    #20 deq <= 1'b1; // 1st dequeue
64
    #20 deq <= 1'b0;
65
    #20 deq <= 1'b1; // 2nd dequeue
66
    #20 deq <= 1'b0;
67
68
    #20 deq <= 1'b1; // 3rd dequeue
    #20 deq <= 1'b0;
69
    #20 deq <= 1'b1; // 4th dequeue
70
71
    #20 deq <= 1'b0;
    #20 deq <= 1'b1; // 5th dequeue
72
    #20 deq <= 1'b0;
73
74
    #20 deq <= 1'b1; // 6th dequeue
    #20 deq <= 1'b0;
75
    #20 deq <= 1'b1; // 7th dequeue
76
77
    #20 deq <= 1'b0;
78
    #20 deq <= 1'b1; // 8th dequeue
    #20 deq <= 1'b0;
79
80
    #20 deq <= 1'b1; // 9th dequeue (invalid)</pre>
81
    #20 deq <= 1'b0;
    #20 deq <= 1'b1; // 10th dequeue (invalid)</pre>
82
83
    #20 deq <= 1'b0;
    #20 $finish;
84
85
    end
86
    endmodule
87
```

• 仿真波形:



可以看出在x0入队时,full变为低电平,说明有数据入队,但是输出仍为0,表示 x0恒为0,符合设计

下载至FPGA测试

已在线下检查,正确

4. 总结

本次实验难度适中

在完成的过程学习到了更多的取信号边缘方法,以及降频的方法

但是ppt的讲解不清晰,读了很久也难以理解最终要求,而且贴图和实验要求不符,希望之后 实验能有更加 详细且准确的实验文档