A cpu structure designed for large throughput, with a Simulator based on C, rtl (verilog) included. FPGA based.
Verilog C Objective-C C++
Switch branches/tags
Nothing to show
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
rtl
softSimSoftware
.gitignore
README.md

README.md

hawkcpu

A cpu structure designed for large throughput, with a Simulator based on C, rtl (verilog) included. FPGA based.