CUDA Accelerated Iris Template Matching on Graphics Processing Units (GPUs)



Nicholas A. Vandal

nvandal@ri.cmu.edu

Marios Savvides

msavvid@ri.cmu.edu

IEEE Fourth International Conference on Biometrics: Theory and Applications and Systems, BTAS 2010


Goals & Motivations


- The <u>iris pattern</u> is considered to be <u>amongst the most</u> reliable for high confidence identification
 - Identification in enormous (national/global) databases
 - Requires 'many-to-many' comparisons; makes even the simplest distance metric computationally expensive
 - Fortunately: "embarrassingly parallel"
 - Distance matrix elements independent



- Standard solution: large CPU-based clusters
 - CPUs designed for general purpose, sequential tasks
 - Non-optimal w.r.t. power, cooling, footprint size & cost
- Better solution: acceleration with off-the-shelf GPUs

Market demand for realistic 3D games has evolved the GPU into a highly parallel, multithreaded, many-core processor of tremendous power





Compute Unified Device Architecture

- Prior to introduction of CUDA (API/architecture) in 2006 General-Purpose Computation on Graphics Hardware (GPGPU) was hard work:
 - Express problems in terms of graphics primitives
- CUDA enables expression of programs in C, C++, Fortran and other high level languages
- Heterogeneous: execute "kernels" on GPU
 - Section of device code that executes in parallel on GPU
 - Unique thread ID, program counter, registers and private local memory
 - Shared global device memory for communication
 - Hierarchy of memory types
 - SIMT model v. SIMD model

011,000

Results


		(32 X 32) 1024	7576.78	7760.	73	8,857	,176.08	8,647	
	64 S	(64 x 32) 2048	15936.50	16125.	.07	4,211,016.78		4,161	
	.108,864 latches	(64 x 32) 2048 (64 x 64) 4096 (176 x 24) 4224	46968.48	47161.	.08	1,428	,806.37	1,422	
	67,10 Mat	(176 x 24) 4224	61575.40	61766.	.54	1,089	,864.81	1,086	
		(64 x 96) 6144	69403.42	69611.	.80	966,9	938.91	964,	
 1		(64 x 128) 8192	90406.05	90590.	.37	742,	304.99	740,	
		Tamandaka Cina /bit	a) CDU Free Time	(ma) CDI	1 04-4-1	/			
		Template Size (bit				nes/sec			
ω	Ž Ž	(32 X 32) 1024 (64 x 32) 2048 (64 x 64) 4096	127538.63		526,185				
	Table Loo	(64 x 32) 2048	234918.5		285,669				
			454712.95		147,585				
nvariani		(176 x 24) 4224	569861		117,7				
		(64 x 96) 6144	675662.78		99,323 74,672				
/		(64 x 128) 8192	898720.51		74,0	/ _			
		(22 V 22) 1024	90452.74		02/11	20			
	SSE4.2	(32 X 32) 1024 (64 x 32) 2048	80453.74 138769.04		834,130				
		(64 x 64) 4096	236847.72		483,601 283,342				
		(176 x 24) 4224	317480.8		211,379				
		(64 x 96) 6144	342103.57		196,1				
\mathbf{O}	_ <u>-</u>	(64 x 128) 8192	443273.51		151,394				
ation		(04 × 120) 0132	443273.33		131,3	J 4			
		Template Size (bit	ts) GPU Speedup (I	HD Only)	GPU S	peedup	(with men	ncpy)	
ω	2	(32 X 32) 1024 (64 x 32) 2048 (64 x 64) 4096	16.8	16.8		16.4			
انه	Š	(64 x 32) 2048	14.7	14.7			1.6		
		(64 x 64) 4096	9.7	9.7			9.6		
	Table	(176 x 24) 4224	9.3	9.3			.2		
YI	ř	(01 / 30) 01 11		9.7			9.7		
		(64 x 128) 8192	9.9	9.9			9.9		
							-		
		(32 X 32) 1024	10.6				0.4		
	SSE4.2 POPCOUNT	(64 x 32) 2048	8.7		8.6				
	SSE4.2	(64 x 64) 4096	5.0		5.0				
	SS	(176 x 24) 4224	5.2				.1		
	_ <u>~</u>	` /	4.9				.9		
		(64 x 128) 8192	4.9			4	.9		


	. 64 S	(64 x 32) 2048		762.67	8	50.48	87,9	91,713	78,	
	8,8 che	(64 x 64) 4096		6126.10	6216	216.88	10,9	54,574	10,	
	67,108,864 Matches	(64 x 32) 2048 (64 x 64) 4096 (176 x 24) 4224		6684.06	67	774.10	10,040,130		9,9	
$\overline{\alpha}$	67	(64 x 96) 6144		11072.07	11	164.34	6,00	61,094	6,0	
		(64 x 128) 8192		14822.66	14	916.39	4,52	27,452	4,4	
		Tampleta Cina (bi	+-\	CDU Even Time	(mag)	CDLL Moto	h a a /a a a			
\overline{a}		Template Size (bi	ts)	CPU Exec Time	(ms)					
CO	Ž Ž	(32 X 32) 1024		9530.77		7,041				
	00	(32 X 32) 1024 (64 x 32) 2048 (64 x 64) 4096 (176 x 24) 4224 (64 x 96) 6144		18187.42		3,689,852				
	<u>е</u>	(64 X 64) 4096		41063.11			1,634,286 1,613,399			
	a.	(176 x 24) 4224								
		· ·		60921.31		1,101,566				
		(64 x 128) 8192		79505.10		844,0	J83			
		(22 V 22) 4024		4202.07		45.000	154			
		(32 X 32) 1024		4282.87		15,669				
	2 Z	(64 x 32) 2048		8330.13 8,056,165						
	SSE4.2	(64 x 64) 4096		16033.12		4,185				
	SS	(64 x 32) 2048 (64 x 64) 4096 (176 x 24) 4224 (64 x 96) 6144		16227.66		4,135				
(U)				23438.37		2,863				
1		(64 x 128) 8192		30714.91	•	2,184	,896			
otation Invarian		Template Size (bi	ts)	GPU Speedup (HD Or	nly) GPU S	peedup	(with mem	сру)	
	<u>o</u>	(32 X 32) 1024 (64 x 32) 2048 (64 x 64) 4096 (176 x 24) 4224 (64 x 96) 6144		12.5 11.2						
	oku	(64 x 32) 2048		12.0			11.4			
	P	(64 x 64) 4096		6.7		6.6				
اخ	b e	(176 x 24) 4224		6.2			6.2			
	La La	(64 x 96) 6144		5.5			5.5			
Von-R	(64 x 128) 8192			5.4			5.3			
\subseteq										
		(32 X 32) 1024		5.6			5.0			
	늘	(64 x 32) 2048		5.5			5.2			
	4.2 DU	(64 x 64) 4096		2.6		2.6				
	SSE4.2 POPCOUN	(176 x 24) 4224		2.4		2.4				
	., 6	(64 x 96) 6144		2.1			2.1			
		(64 x 128) 8192		2.1				2.1		

How Iris Recognition Works










The most widely employed procedure for feature extraction, pioneered by John Daugman, uses the phase response of 2D Gabor wavelets.





 $s(x,y) = e^{j(2\pi(u_0x + v_0y) + p)} \ w_r(x,y) = Ke^{-\left(\pi(\alpha^2(x - x_0)_r + b^2(y - y_0)_r)\right)}$ $(x - x_0)_r = (x - x_0)\cos\theta + (y - y_0)\sin\theta \quad (y - y_0)_r = -(x - x_0)\sin\theta + (y - y_0)\cos\theta$

component of being Daugman's algorithm, template matching process (select the minimum fractional HD over a range of bitwise horizontal circular shifts) is a common final step of other iris recognition routines.

Implementation Overview


- Naïve implementation: exploit fine grain parallelism
- Kernel below computes pairwise HD between a probe template and a gallery template determined by a unique two dimensional thread ID






Listing 2: CUDA kernel code that utilizes shared memory, for nonshifted pairwise computation of fractional Hamming distance for set of probe and gallery templates.

- Optimizations: kernel is extremely memory bound
- Exploit memory hierarchy -> shared memory and texture cache reduce global memory bandwidth usage/latency
- Rotation invariance:
 - Perform shifts in shared memory and reduce within thread block to find minimal HD for a given probe





Conclusions

- Achieved rates of 44 million iris template matches/s without rotation invariance. With tolerance to head tilt, 4.2 million matches/s (template size 2048 bits)
- Show a 14X speedup over optimized CPU implementation
- In contrast to other published work, our parallel implementation incorporates shifting for rotation invariance