

1/ Counterexample of $\forall p \in Proc : (ctl[p] = "rdy") ; (ctl[p] = "busy")$ is

Error Trace

Filter

[Hide unmodified](#)

▼ 1: Initial predicate

▼ buf (2)

(p1 := NoVal @@ p2 := NoVal)

1

p1 := NoVal

2

p2 := NoVal

▼ ctl (2)

(p1 := "rdy" @@ p2 := "rdy")

1

p1 := "rdy"

2

p2 := "rdy"

▼ mem (3)

(a1 := v1 @@ a2 := v1 @@ a3 := v1)

1

a1 := v1

2

a2 := v1

3

a3 := v1

▼ memInt (2)

<<p1, NoVal>>

1

p1

2

NoVal

▼ 2: Req in InternalMemory >>

- Buf: both p1 and p2 is "rdy" state with NoVal
- Ctl : both p1,p2 in "rdy" state
- Mem: a1,a2,a3 has the "v1" value
- memInt: memory Interface initialized with p1 at NoVal

▼ 2: Req in InternalMemory >>

▼ buf (2) M	(p1 := NoVal @@ p2 := [adr -> a2, op -> "Rd"])
1	p1 := NoVal
2	p2 := [adr -> a2, op -> "Rd"]
▼ ctl (2) M	(p1 := "rdy" @@ p2 := "busy")
1	p1 := "rdy"
2	p2 := "busy"
▼ mem (3)	(a1 := v1 @@ a2 := v1 @@ a3 := v1)
1	a1 := v1
2	a2 := v1
3	a3 := v1
▼ memInt (2) M	<<p2, [adr -> a2, op -> "Rd"]>>
1 M	p2
▼ 2 (2) M	[adr -> a2, op -> "Rd"]
adr	a2
op	"Rd"

- buf: p2 process a read request "Rd" for "a2" address
- ctl : p2 changes to "busy" state
- mem : unchanged
- memInt: updated "p2" and the read request

▼ 3: Do in InternalMemory >>

▼ buf (2) M	(p1 := NoVal @@ p2 := v1)
1	p1 := NoVal
2	p2 := v1
▼ ctl (2) M	(p1 := "rdy" @@ p2 := "done")
1	p1 := "rdy"
2	p2 := "done"
► mem (3)	(a1 := v1 @@ a2 := v1 @@ a3 := v1)
▼ memInt (2)	<<p2, [adr -> a2, op -> "Rd"]>>
1	p2
▼ 2 (2)	[adr -> a2, op -> "Rd"]
adr	a2
op	"Rd"

- buf: p2 now has the "v1" value
- ctl: "p2" updated to "done: state"
- mem: unchanged
- memInt: unchanged

▼ 4: Rsp in InternalMemory >>

▼ buf (2)	(p1 := NoVal @@ p2 := v1)
1	p1 := NoVal
2	p2 := v1
▼ ctl (2) M	(p1 := "rdy" @@ p2 := "rdy")
1	p1 := "rdy"
2	p2 := "rdy"
▼ mem (3)	(a1 := v1 @@ a2 := v1 @@ a3 := v1)
1	a1 := v1
2	a2 := v1
3	a3 := v1
▼ memInt (2) M	<<p2, v1>>
1	p2
2 M	v1

- buf: p2 still has the "v1" value
- ctl: "p2" changed to "rdy": state
- mem: unchanged
- memInt: changed with p2 and value v1

in Request in Internal Memory step, p2 do a read request and change to "busy" state, continue at the next step, it completed the process and changed to "done". But in the Response in Internal Memory p2 change back to "rdy" without the middle "busy" state. This violates the LivenessProperty we redefined, which required everytime a processor do a request, it should eventually changes to "busy" before change to "rdy".

2/

The different is LISpec include ISpec and adding a liveness condition to make sure Do or Rsp will eventually happen for each processor.

▼ 1: Initial predicate

- ▶ buf (2) (p1 :> NoVal @@ p2 :> NoVal)
- ▶ ctl (2) (p1 :> "rdy" @@ p2 :> "rdy")
- ▶ mem (3) (a1 :> v1 @@ a2 :> v1 @@ a3 :> v1)
- ▶ memInt (2) <<p1, NoVal>>

▼ 2: Req in InternalMemory >>

- ▶ buf (2) M (p1 :> [adr |-> a1, op |-> "Wr", val |-> v1] @@ p2 ...)
- ▶ ctl (2) M (p1 :> "busy" @@ p2 :> "rdy")
- ▶ mem (3) (a1 :> v1 @@ a2 :> v1 @@ a3 :> v1)
- ▶ memInt (2) M <<p1, [adr |-> a1, op |-> "Wr", val |-> v1]>>

▼ 3: Do in InternalMemory >>

- ▶ buf (2) M (p1 :> NoVal @@ p2 :> NoVal)
- ▶ ctl (2) M (p1 :> "done" @@ p2 :> "rdy")
- ▶ mem (3) (a1 :> v1 @@ a2 :> v1 @@ a3 :> v1)
- ▶ memInt (2) <<p1, [adr |-> a1, op |-> "Wr", val |-> v1]>>

▼ 4: Req in InternalMemory >>

- ▶ buf (2) M (p1 :> NoVal @@ p2 :> [adr |-> a3, op |-> "Wr", v...)
- ▶ ctl (2) M (p1 :> "done" @@ p2 :> "busy")
- ▶ mem (3) (a1 :> v1 @@ a2 :> v1 @@ a3 :> v1)
- ▶ memInt (2) M <<p2, [adr |-> a3, op |-> "Wr", val |-> v2]>>

The missing of liveness condition when we use ISpec instead of LISpec could lead to the situation that response not eventually created. This show in the output above, response of “p1” is created “done” but response of “p2” still processing “busy”, which is a violation of liveness property. The liveness condition could stop this situation by make sure that every request will eventually receives a response.