{"payload":{"header_redesign_enabled":false,"results":[{"id":"362872216","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"nvbinh15/FPGA-Project-EE2026","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":362872216,"name":"FPGA-Project-EE2026","owner_id":62022886,"owner_login":"nvbinh15","updated_at":"2021-12-07T14:56:43.786Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":46,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Anvbinh15%252FFPGA-Project-EE2026%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/nvbinh15/FPGA-Project-EE2026/star":{"post":"tUSUrbJeewgvbsAYJy55R4i1JTiBHEQrZd0qDLx3UUDvrPTPZDFyUrGihWvToTofwLvisS7nsqcfgd0PAs_ngw"},"/nvbinh15/FPGA-Project-EE2026/unstar":{"post":"loENTULS64IHgJXoi_XBGOuOiIZPPnEPlBH2QCB6BObuyYk_hlJrcqP1nVcJHNm3xuTqZRkVjETI1BLUy-gzUg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Eoo88APiXlsB8Qeu_JFpD2hW0XkghsO-vj2A9H_wN04TLtw1V74BOSWENOq6vdDimfBLyOGotgo4ujDaeM6VMg"}}},"title":"Repository search results"}