
Agenda





Unit Objectives

After completing this unit, you should be able to:

- Describe the UVM testbench architecture
- Describe the UVM environment execution sequence (phasing)


UVM - Universal Verification Methodology

- An effort (by an Accellera committee) to define a standard verification methodology & base class library
 - Uses classes and concepts from VMM, OVM
 - Still work in progress
 - Published after all vendors' approval

Related Websites:


- Public Website http://www.accellera.org/activities/vip/
- Member Website http://www.accellera.org/apps/org/workgroup/vip/
- Mantis (Bug Tracking) http://eda.org/svdb/view_all_bug_page.php
- Sourceforge http://uvm.git.sourceforge.net
- UVM World
 - http://www.uvmworld.org/
 - http://www.uvmworld.org/forums/

Origin of UVM




Coverage-Driven Verification

- Focus on uncovered areas
- Trade-off authoring time for run-time
- Progress measured using functional coverage metrics



Phases of Verification

Start with fully random environment. Continue with more and more focused guided tests



Run More Tests, Write Less Code

Environment and component classes rarely change

- Sends good transactions as fast as possible
- Keeps existing tests from breaking
- Leave "hooks" so test can inject new behavior
 - Virtual methods, factories, callbacks

Test extends testbench classes

- Add constraints to reach corner cases
- Override existing classes for new functionality
- Inject errors, delays with callbacks

Run each test with hundreds of seeds

UVM Guiding Principles

Top-down implementation methodology


Emphasizes "Coverage Driven Verification"

Maximize design quality

- More testcases
- More checks
- Less code


Approaches

- Reuse
 - Across tests
 - Across blocks
 - Across systems
 - Across projects
- One verification environment, many tests
- Minimize test-specific code




The Testbench Environment/Architecture

SystemVerilog testbench structure




UVM Encourages Encapsulation for Reuse

Structure should be architected for reuse




UVM Structure is Scalable

Agents are the building blocks across test/projects



Standards: Structural Support in UVM


Base Classes provided by UVM



- Data
 - uvm_sequence_item

Standards: Component Phasing

 UVM defines standard phases for component synchronization and automatic execution



11-13

Standards: Component Configuration

Component configuration using a resource database

```
class router env extends uvm env;
      // utils macro and constructor not shown
      virtual function void build phase (uvm phase phase);
        super.build phase (phase);
        uvm_config_db #(int)::set(this, "*.drv", "port_id", 10);
      endfunction
                                               Set port id value in
class driver extends uvm driver #(packet);
                                                 resource database
  // constructor not shown
  int port id = -1; // user configurable
  `uvm component utils begin(driver)
                                                Retrieve value from
    `uvm field int(port id, UVM DEFAULT)
  `uvm component utils end
                                                resource database
  virtual task build phase(...); ...
    if (!uvm_config_db #(int)::get(this, "", "port id", port id))
      `uvm_info("DRVCFG", {get_full_name(), " using default port_id"},
                                                           UVM MEDIUM);
            For debugging, print full name
```

Standards: Reporting and Handshaking

Standard message macros

 Can filter, promote or demote messages as needed on a global or instance basis

```
`uvm_fatal(string ID, string MSG);
`uvm_error(string ID, string MSG);
`uvm_warning(string ID, string MSG);
`uvm_info(string ID, string MSG, verbosity);
```


Standard handshaking mechanisms

- uvm_event class
 - Wait for one trigger to releases all waits
- uvm_barrier class
 - wait for n waiters before opening barrier
- uvm_pool class
 - common pool of user-defined resources for global lookup

Standards: Implementing UVM Test

Test encapsulates verification environment

- **Instantiates** Agents Sequencers Drivers/Monitors Scoreboards Coverage model Signal Interfaces Controls Configuration
 - Start of simulation
 - Phases of simulation
 - Pass/Fail report
 - Factory
- Executed via run_test()



Unit Objectives

Having completed this unit, you should be able to:

- Describe the UVM testbench architecture
- Describe the UVM environment execution sequence (phasing)

That's all Folks!

