
### **Agenda: Day 1**





### **Unit Objectives**

After completing this unit, you should be able to:

- Describe the process of reaching verification goals
- Describe the UVM testbench architecture
- Describe the different components of a UVM testbench
- Bring different components together to create a UVM environment

### **UVM** - Universal Verification Methodology

- An effort (by an Accelerate committee) to define a standard verification methodology & base class library
  - Uses classes and concepts from VMM, OVM
  - UVM-1.2 has been submitted to IEEE for standardization


#### Related Websites:

- UVM Public Website <a href="http://www.accellera.org/community/uvm">http://www.accellera.org/community/uvm</a>
- Mantis (Bug Tracking) <a href="http://eda.org/svdb/view\_all\_bug\_page.php">http://eda.org/svdb/view\_all\_bug\_page.php</a>

#### Synopsys verification video, blog & SNUG:


- http://blogs.synopsys.com/vip-central/
- http://www.synopsys.com/Community/SNUG/Pages/default.aspx
- http://www.synopsys.com/Support/Training/Pages/ces-training-videos-2016.aspx
- https://www.youtube.com/user/synopsys

# **Origin of UVM**



#### **Verification Goal**


- Ensure full conformance with specification:
  - Must avoid <u>false</u> passes



How do we achieve this goal?


### **Coverage-Driven Verification**

- Focus on uncovered areas
- Trade-off authoring time for run-time
- Progress measured using functional coverage metrics



#### **Phases of Verification**

# Start with fully random environment. Continue with more and more focused guided tests



### Run More Tests, Write Less Code

#### Environment and component classes rarely change


- Sends good transactions as fast as possible
- Keeps existing tests from breaking
- Leave "hooks" so test can inject new behavior
  - Virtual methods, factories, callbacks

#### Test extends testbench classes

- Add constraints to reach corner cases
- Override existing classes for new functionality
- Inject errors, delays with callbacks


#### Run each test with hundreds of seeds

### **UVM Class Tree (Partial)**




### **Typical Testbench Architecture**

SystemVerilog testbench structure




### **UVM Testbench Architecture**




#### **UVM Structure is Scalable**

Agents are the building blocks across test/projects



### Structural Class Support in UVM

#### Structural & Behavioral




• uvm\_sequence

uvm sequence item

### **Structural Functional Support - Phasing**

■ The run phase executes concurrently with the scheduled run-time phase tasks



### **UVM Hello World Example**

- UVM tests are derived from uvm\_test class
- Execution of test is done via global task run\_test()

```
program automatic test;
                                        Test base class
                import uvm pkg::*;
                                                             Create and
                class hello world extends uvm test;
                                                          register test name
                   `uvm component utils(hello world)
                  function new(string name, uvm component parent);
DUT functional
                     super.new(name, parent);
verification code
                  endfunction
resides in one of
                  virtual task run phase (uvm phase phase);
the task phases
                    phase.raise objection(this);
                     `uvm info("TEST", "Hello World!", UVM MEDIUM);
                    phase.drop objection(this);
                                                        Message
                  endtask
                endclass
                                   Use phase objection mechanism to stay
                initial
                                  in phase and execute content of method
                  run test();
Execute test
              endprogram
```

### **Compile and Simulate**

- Compile with -ntb\_opts uvm-1.2 switch
- Specify test to run with +UVM\_TESTNAME switch

```
test.sv
program automatic test; import uvm pkg::*;
  class hello world extends uvm test;
                                             Test name
    `uvm component utils(hello world) =
    function new(string name, uvm component parent);
      super.new(name, parent);
    endfunction
    virtual task run phase (uvm phase phase);
      phase.raise objection (this);
      `uvm info("TEST", "Hello World!", UVM MEDIUM);
      phase.drop objection(this);
    endtask
                                Compile with vcs: (using UVM in VCS installation)
  endclass
                                vcs -sverilog -ntb opts uvm-1.2 test.sv
  initial run test();
                                Simulate with:
endprogram
                                simv +UVM TESTNAME=hello world
```

UVM\_INFO @ 0: reporter [RNTST] Running test **hello\_world** ... UVM\_INFO ./test.sv(10) @ 0: uvm\_test\_top [TEST] Hello World!

### **Inner Workings of UVM Simulation**

Macro registers the class in factory (uvm\_factory::get())

```
class hello_world extends uvm_test;
   `uvm_component_utils(hello_world)
```

UVM package contains a singleton uvm\_root object (uvm\_root::get())

```
import uvm_pkg::*;
```



```
simv
uvm_test_top
```

```
initial
  run_test();

simv +UVM_TESTNAME=hello_world
```

■ Then, the uvm\_root object executes the phase methods of components

```
build_phase
connect_phase
end_of_elaboration_phase
start_of_simulation_phase
run_phase
extract_phase
check_phase
report_phase
final_phase
```

### **User Report Messages**

#### Print messages with UVM macros

```
set to UVM NONE
`uvm fatal("CFGERR", "Fatal message");
`uvm error("RNDERR", "Error message");
`uvm warning("WARN", "Warning message");J
`uvm info("REGRESS", "Regression message", UVM LOW);
`uvm info("NORMAL", "Normal message", UVM MEDIUM);
`uvm info("TRACE", "Tracing execution", UVM HIGH);
`uvm info("FULL", "Debugging operation", UVM FULL);
`uvm info("DEBUG", "Verbose message", UVM DEBUG);
```

Info messages need to specify verbosity

#### Verbosity filter defaults to UVM MEDIUM

User can modify run-time filter via **+UVM VERBOSITY** switch

```
simv +UVM VERBOSITY=UVM DEBUG +UVM TESTNAME=hello world
```


More verbose

Failure messages are

### **UVM Simple Structure Example**


#### Structural classes

- Test class
  - uvm\_test
- Environment class
  - uvm\_env
- Agent class
  - ◆ uvm agent
- Sequence execution class
  - uvm sequencer
- Driver class
  - uvm driver



### **Starting UVM Execution**

- Can be in SystemVerilog program or module
  - Includes test class files
  - Start UVM execution in initial block
    - uvm\_root singleton object will construct and execute the test specified via the +UVM\_TESTNAME switch



#### **Structural Classes - Test**

- UVM test class is the top component of test structure
  - Extends from the uvm\_test base class
  - Creates environment object

test base

env


input agent

packet\_sequencer

### **Structural Classes - Environment**

#### Encapsulates DUT specific Verification Components

- Encapsulate agents, scoreboard and coverage
  - Scoreboard and coverage will be addressed in later units



### **Structural Classes - Agent**

#### Encapsulate sequencer, driver and monitor in agent


 In the example code, monitor is left off for simplicity (more on monitor and agent in later unit)

```
Extend from uvm agent
class input agent extends uvm agent;
  typedef uvm sequencer # (packet) packet sequencer;
  packet sequencer sqr; driver drv;
  // utils macro and constructor not shown
  virtual function void build phase (uvm phase phase);
    sqr = packet sequencer::type id::create("sqr", this);
                                                               input_agent
    drv = driver::type id::create("drv", this);
  endfunction
                                                                  sgr
        In build phase, construct components
  virtual function void connect phase (uvm phase phase);
    drv.seq item port.connect(sqr.seq item export);
                                                                  drv
  endfunction
                                                               run_phase()
endclass
              In connect phase, connect built-in TLM ports
```

#### **Structural Classes - Driver**

- Driver class extends from uvm\_driver class
  - uvm\_driver class has a built-in TLM port

Must be typed to the sequence item class



### **Structural Classes - Debug**

#### Topology of the test can be printed with

uvm\_root::get().print\_topology()

```
UVM INFO @ 0.0ns: reporter [UVMTOP] UVM testbench topology:
                                                 Size Value
Name
                          Type
                          test base
                                                       @510
uvm test top
                          router env
                                                       @517
 env
   i agt
                          input agent
                                                       @529
     drv
                          driver
                                                       @666
                 uvm analysis port
                                                 - @681
       rsp port
         recording detail uvm verbosity
                                                 32 UVM FULL
       sqr pull port uvm seq item pull port
                                                 - @673
         recording detail uvm verbosity
                                                 32 UVM FULL
                                                 32 -1
                          integral
       port id
       recording detail uvm verbosity
                                                 32
                                                       UVM FULL
                          uvm sequencer
                                                       @557
     sqr
 function void test base::start of simulation phase(uvm phase phase);
  uvm root::get().print topology(); // defaults to table printer
 endfunction
```

### **Print Format Can Be Specified**

#### Topology can also be printed in tree format

```
UVM INFO @ 0.0ns: reporter [UVMTOP] UVM testbench topology:
uvm test top: (test base@510) {
  env: (router env@517) {
    i agt: (input agent@529) {
      drv: (driver@666) {
        rsp port: (uvm analysis port@681) {
          recording detail: UVM FULL
        sqr_pull_port: (uvm seq_item pull port@673) {
          recording detail: UVM FULL
        port id: -1
        recording detail: UVM FULL
      sqr: (uvm_sequencer@557) {
        rsp export: (uvm analysis export@564) {
          recording detail: UVM FULL
function void test base::start of simulation phase (uvm phase phase);
  uvm root::get().print_topology(uvm_default_tree_printer);
endfunction
```

### **General Debugging with Report Messages**

#### Create messages with macros:

```
`uvm_fatal(string ID, string MSG)
`uvm_error(string ID, string MSG)
`uvm_warning(string ID, string MSG)
`uvm_info(string ID, string MSG, verbosity)
```

#### **Example:**

```
virtual function void build phase (uvm phase phase);
  super.build phase(phase);
  `uvm info("TRACE", $sformatf("%m"), UVM HIGH);
  if (!cfg.randomize()) begin
    `uvm fatal("CFG ERROR", "Failed Configuration randomization");
  end
endfunction
UVM FATAL test.sv(14) @0.0ns: uvm test top[CFG ERROR] Failed ...
  Severity
                            Time
                                                            MSG
                                                  ID
                                 Object name
          File & line no.
```

## **Default Simulation Handling**

Severity	Default Action
UVM_FATAL	UVM_DISPLAY   UVM_EXIT
UVM_ERROR	UVM_DISPLAY   UVM_COUNT
UVM_WARNING	UVM_DISPLAY
UVM_INFO	UVM_DISPLAY

Action	Description
UVM_EXIT	Exit from simulation immediately
UVM_COUNT	Increment global error count. Set count for exiting simulation with +UVM_MAX_QUIT_COUNT= run-time switch
UVM_DISPLAY	Display message on console
UVM_LOG	Captures message in a named file
UVM_CALL_HOOK	Calls callback method
UVM_NO_ACTION	Do nothing

#### **User Filterable Code Block**

#### Control filtering of block of code

Based on the uvm\_report mechanism

```
Verbosity

Severity

ID

if (uvm_report_enabled(UVM_HIGH, UVM_INFO, "CODE_BLOCK")) begin $display("Code Block to be filtered"); end
```

#### Does not get tracked by system

ID will not be reported

```
** Report counts by id

[Comparator Match] 154

[Comparator Mismatch] 6

[DRV_RUN] 160
```

### **Command Line Control of Report Messages**

- Control verbosity of components at specific phases or times
  - id argument can be \_ALL\_ for all IDs or a specific id
    - Wildcard for id argument not supported

```
+uvm_set_verbosity=<comp>,<id>,<verbosity>,<phase> +uvm_set_verbosity=<comp>,<id>,<verbosity>,time,<time>
```

```
+uvm_set_verbosity=uvm_test_top.env.agt.*,_ALL_,UVM_FULL,build
+uvm_set_verbosity=uvm_test_top.env.agt.*,_ALL_,UVM_FULL,time,800
```

Control report message action (like set\_report\_\*\_action)

```
+uvm_set_action=<comp>,<id>,<severity>,<action>
```

```
+uvm_set_action=uvm_test_top.env.*,_ALL_,UVM_ERROR,UVM_NO_ACTION
```

Control severity (like set\_report\_\*\_severity\_override)

```
+uvm_set_severity=<comp>,<id>,<current severity>,<new severity>
```

```
+uvm_set_severity=uvm_test_top.*,BAD_CRC,UVM_ERROR,UVM_WARNING
```

### **Test For Understanding**


#### How long does the following run for in simulation?

```
program automatic test;
  import uvm pkq::*;
  class hello world extends uvm test;
    `uvm component utils(hello world)
    function new(string name, uvm component parent);
      super.new(name, parent);
    endfunction
    virtual task run phase (uvm phase phase);
      #50ns;
      `uvm info("TEST", "Hello World!", UVM MEDIUM);
    endtask
  endclass
  initial
    run test();
endprogram
```

#### **Lab 1 Introduction**




#### Implement test, environment and report messages



### **Key Structural Concept: Parent-Child**


#### Parent-child relationships

- Set up at component creation
- Establishes component phasing execution order
- Establishes component hierarchical path for component configuration and factory override
- Composition hierarchy Not OOP hierarchy
- Phase execution order
  - Each component follows the <u>same</u> sequence of phase execution
- Search path allow tests to:
  - Configure specified components
  - Override specified components in environment




### **Key Component Concepts: Logical Hierarchy**


```
class test base extends uvm test;
  environment env:
  `uvm component utils(test base)
  function new(string name, uvm component parent);
  virtual function void build phase (uvm phase phase);
    super.build phase (phase);
    env = environment::type id::create("env", this);
  endfunction
                                     Establish parent-child
 class environment extends uvm env;
                                      relationship at creation
   agent agt;
   `uvm component utils(environment)`
   function new(string name, uvm component parent);
   virtual function void build phase (uvm phase phase);
     super.build phase (phase);
     agt = agent::type id::create("agt", this);
   endfunction
                                             Set parent
 class agent extends uvm agent;
    `uvm component utils(agent)
   function new(string name, uvm component parent);
      super.new(name, parent);
                                       Parent handle
   endfunction
   virtual task class task (...);
 endclass
```



### **Key Component Concepts: Phase**

- Parent-child relationship dictates phase execution order
  - Functions are executed bottom-up
    - Except for build and final phases which are executed top-down
  - Tasks are forked into concurrent executing threads





### **Key Component Concepts: Override**

```
Simulate with:
class test new extends test base;
                                            simv +UVM TESTNAME=test new
  `uvm component utils(test new)
  virtual function void build phase (uvm phase phase);
    super.build phase (phase);
    set inst override by type("env.agt", agent::get type(),
                                           new agt::get type());
  endfunction
               Use component hierarchical path
                                                                simv
endclass
               to do component overrides
                                                              uvm root
                                                             run test()
class environment extends uvm env; ...
  virtual function void build phase (uvm phase phase);
    super.build phase (phase);
                                                              test new
    agt = agent::type id::create("agt", this);
                                                           "uvm test_top"
  endfunction
                                     create() used to
endclass
                                      build component
                                                             environment
class new agt extends agent;
                                                                "env"
  `uvm component utils (new agt)
  function new(string name, uvm component parent);
  virtual task class task(...);
                                                               new agt
    // modified component functionality
                                                                "agt"
  endtask
                        Modify operation
endclass
```

**2-37** 

### **Unit Objectives Review**

Having completed this unit, you should be able to:

- Describe the process of reaching verification goals
- Describe the UVM testbench architecture
- Describe the different components of a UVM testbench
- Bring different components together to create a UVM environment

# **Major Changes in UVM-1.2**

### Migration from UVM1.1 to UVM1.2

- Non-Backward compatible changes outlined in migration document
- Migration script:
  - ./bin/uvm11-to-uvm12.pl
- Release note:
  - release-notes.txt lists mantis items and backward compatibility

# **VCS Support for UVM**

### **Compiling UVM with VCS**

#### Single compile flow

```
% vcs -sverilog file.sv ... -ntb_opts uvm-1.2 ...
```

#### UUM compile flow

Compile UVM library first with no source files

```
% vlogan -sverilog -work work1 -ntb_opts uvm-1.2
% vlogan -sverilog -work work1 -ntb_opts uvm-1.2 file1.v
% vlogan -sverilog -work work2 -ntb_opts uvm-1.2 file2.v
% vhdlan -work work3 file3.vhd
% vcs top ... -ntb_opts uvm-1.2
```

When using the VPI-based backdoor access mechanism included in the UVM library, the "+acc" and "+vpi" command-line options must also be used.

# **UVM Reporter Control**

### **Embed UVM Reporter Control in Test**

```
class report_control extends test_base;
  UVM_FILE log_file = $fopen("log_file", "w") // log file
  // uvm_component_utils and constructor not shown
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    uvm_root::get().set_* (see method below)
  endfunction
  function void final_phase(uvm_phase phase);
    super.final_phase(phase);
    $fclose(log_file);
  endfunction
endclass
```