# **Agenda**



- 1 The Device Under Test (DUT)
- 2 SystemVerilog Verification Environment



- 3 SystemVerilog Language Basics 1
- 4 SystemVerilog Language Basics 2



### **Unit Objectives**

After completing this unit, you should be able to:

- Use system functions and controls for randomization of variables
- Define aliases using typedef
- Use different types of language operators
- Use flow control constructs to build a SV testbench
- Define and use subroutines in a SV program
- Understand lifetime of a code block

## **System Functions: Randomization**

- \$urandom: Return a 32-bit unsigned random number
  - Run-time switch: +ntb\_random\_seed=seed\_value
  - srandom(seed): set random seed for \$urandom
    - \$random Verilog function gives poor distribution and repeatability
- \$\sum\_range(max, [min]): specify range of unsigned random number
- randcase: Select a weighted executable statement

```
randcase
10 : f1();
20 : f2(); // f2() is twice as likely to be executed as f1()
50 : x = 100;
30 : randcase ... endcase; // randcase can be nested endcase
```

## **User Defined Types and Type Cast**

Use typedef to create an alias for another type

```
typedef bit [31:0] uint;
typedef bit [5:0] bsix_t; // Define new type
bsix_t my_var; // Create 6-bit variable
```

Use <type>' (<value>|<variable>) to convert data types (static cast – checks done at compile-time)

```
bit[7:0] load[];
//int is a signed type. Use care when randomizing
int tmp = $urandom; //tmp can be negative
load = new[(tmp % 3) + 2]; //(tmp % 3) can be -2!!!
load = new[(uint'(tmp) % 3) + 2];//tmp cast to uint
load = new[(unsigned'(tmp) % 3) + 2];
```

What are the possible sizes of the array?

### **Operators**

```
arithmetic
                                              bitwise negation
0/0
            modulus division
                                              bitwise and
            increment, decrement
                                              bitwise nand
> >= < <= relational
                                              bitwise nor
                                              bitwise inclusive or
            logical negation
            logical and
                                              bitwise exclusive or
22
            logical or
                                              bitwise exclusive nor
11
            logical equality
                                       { }
                                              concatenation
            logical inequality
                                              unary and
1 =
            case equality
                                       ۍ کړ
                                              unary nand
            case inequality
1 ==
                                              unary or
            wildcard case equality
                                       ~ |
                                              unary nor
==?
            wildcard case inequality
                                              unary exclusive
!=?
                                              unary exclusive nor
            logical shift left
                                       ~^
<<
            logical shift right
                                              conditional (ternary)
>>
                                       ?:
            arithmetic shift left
                                       inside set membership
<<<
                                       iff
                                              qualifier
            arithmetic shift right
>>>
Assignment:
= += -= *= /= %= <<= >>= &= |= ^= ~&= ~|= ~^=
```

### inside Operator

Use inside operator to find an expression within a set of values

```
bit[31:0] smp1, r1, r2; int golden[$] = {3,4,5};
if (smp1 inside {r1, r2})... //(smp1 == r1 || smp1 == r2)
if (smp1 inside {[r1:r2]})... //(smp1 inside range r1 to r2)
if (result inside {1, 2, golden})../same as {1,2,3,4,5}
```

#### inside operator uses

- == operator on non-integral expressions
- ==? on integral expressions
  - ★ x and z are ignored in set of values
  - wildcards (?) preferred instead of x and z

    if (result inside { 3'b1?1, 3'b00? })...

    // {3'b101, 3'b111, 3'b000, 3'b001}

### iff Operator

#### Use iff operator to qualify

- event controls
  - ◆ @ (rtr\_io.cb iff(rtr\_io.cb.frame\_n[prt\_id] !== 0));
- property execution not covered in this workshop
- coverage elements covered later
  - cover points
  - bins of cover points
  - ◆ cross coverage
  - cross coverage bins

## **Know Your Operators!**


#### What is printed to console with following code?

```
logic[3:0] sample, ref_data;
sample = dut.cb.dout[3:0];
if (sample != ref_data) $display(" Error! ");
else $display(" Pass! ");
```

- When sample = 4'b1011 & ref\_data = 4'b1010
- When sample = 4'b101x & ref data = 4'b1010
- When sample = 4'b101x & ref data = 4'b101x

#### Avoid false positives by checking for pass condition!

```
sample = dut.cb.dout[3:0];
if (sample == ref_data) ;
else $display(" Error! ");
assert(!$isunknown(sample));
assert($onehot(sample));
if(!$onehot0(sample)) ...;
```



### **Sequential Flow Control**

break to terminate loop

#### Conditional:

```
• if (x==7) a=7; else a=8;
   \bullet a = (x == y) ? 7 : 8;
   • assert (true condition);
   • case (expr) 0: ...; 1: ...; default: ...; endcase
Loops:
   • repeat(expr) begin ... end
   • for (expr; expr; expr) begin ... end
   • foreach(array[index]) begin ... end
   • while (expr) begin ... end
   • do begin ... end while (expr);
```

• continue to terminate current loop iteration

# Subroutines (task and function)

- Tasks can block
- Functions can not block

Pass by reference

Subroutine in <a href="mailto:program">program</a>
block defaults to static
can be made automatic.
Subroutine in <a href="mailto:class">class</a>
defaults to automatic

Subroutine <u>variables</u>
default to subroutine scope
and lifetime. Can be made
automatic or static

```
function automatic int factorial(int n);
static int shared_value = 0;
if (n < 2) return(1);
else return(n * factorial(n-1));
endfunction
...
result = factorial(my_val);</pre>
```

# **Subroutine Argument Binding and Skipping**

- Arguments can be bound (passed) to the task by
  - position
  - name
- Arguments can be skipped

```
program automatic test;
task tally(ref byte a[], input logic[15:0] b, c = 0, u, v);
endtask
                             skipped arguments use default value
  initial begin
    logic[15:0] B = 100, C
                                   0. E = 0;
   arguments passed by position
    tally(A, B, D, E);
    tally(.c(C), .b(B), .a(A), .u(D), .v(E));
  end
endprogram
                                   arguments passed by name
```

# **Subroutine Arguments**

### Type and direction are both sticky



See note

Any following arguments default to that type and direction

direction	effect
input	copy value in at beginning - default
output	copy value out at end
inout	copy in at beginning and copy out at return
ref	pass by reference, makes argument variable the same as the calling variable. Changes to argument variable will change calling variable immediately
const ref	pass by reference but read only. Saves time and memory for passing arrays to tasks & functions

Default dir is input, default type is logic

a, b: input logic u, v: output bit [15:0] Read-only pass via reference

task T3(a, b, output bit [15:0] u, v, const ref byte  $\tilde{c}$ []);

## **Test For Understanding**

What's the direction and data type of each argument?

```
task T3(ref byte a[], logic[15:0] b, c, output u, v);
b = c;
foreach(a[i])
a[i] = i;
endtask
dir is ?
type is ?
```

```
initial begin
  logic[15:0] B = 100, C = 0, D = 0, E = 0;
  byte A[] = {1,3,5,8,13};
  T3(A, B, C, D, E);
  foreach(A[i])
    $display(A[i]);
  $display(B, C, D, E);
end
What will be displayed?
```

Recommendation: declare all directions

### **Code Block Lifetime Controls**

#### Simulation ends when all programs end

- Execution of a program ends when
  - ◆ All initial blocks in program reach end of code block
  - Or, \$finish is executed

#### Execution of a subroutine ends when

- endtask, endfunction is encountered
- Or, **return** is executed

### Execution of a loop ends when

- end (of loop begin) is encountered
- Or, when break is executed

# Execution of loop immediately advances to next iteration


When continue is executed


### **Lab 2 Introduction**



**Develop Generator, Transactor** & Device Drivers to drive one packet through the router

60 min





### **Unit Objectives Review**

#### Having completed this unit, you should be able to:

- Use system functions and controls for randomization of variables
- Define aliases using typedef
- Use different types of language operators
- Use flow control constructs to build a SV testbench
- Define and use subroutines in a SV program
- Understand lifetime of a code block

# **Appendix**

Import and Export Verilog subroutines Import and Export C/C++ subroutines (DPI)

### **Import and Export Verilog subroutines**

# Import and Export Verilog Subroutines

```
// Root level subroutine
task root task();
  $display("I'm Root Task"); endtask
module bfm (top io.BFM bfm io); // BFM's that implement I/O via SystemVerilog interface
  task bfm io.bfm task(); // Subroutine to be accessed by test program
    $display("I'm BFM task"); endtask
endmodule: bfm
                             // BFM's that do not implement I/O via SystemVerilog interface
module vip();
                     // Subroutine to be accessed by test program
 task vip task();
    $display("I'm VIP task"); endtask
endmodule: vip
                     // SystemVerilog Interface to be used by test program
interface top io();
  task interface task(); // Subroutine to be accessed by test program
    $display("I'm Interface task"); endtask
                              // Wrapper for non-SystemVerilog interface BFM's
  task vip task();
    test_top.VIP.vip_task(); // XMR reference via top-level instance
  endtask
 modport TB(import task interface task(), import task bfm task(), import task vip task());
 modport BFM(export task bfm task());
endinterface: top io
                                                                     module test top;
program automatic test(top io.TB test);
initial begin
                                                                        top io IO();
                      // direct $root access
  $root.root task();
                                                                       test TEST(IO);
  test top. VIP.vip task(); // VIP XMR access via top module
  test_top.BFM.bfm io.bfm task(); // BFM XMR access via top module
                                                                       bfm BFM(IO);
                                // interface VIP access
  test.vip task();
                                                                       vip VIP();
                  // interface BFM access
  test.bfm task();
                                                                     endmodule
  test.interface task();  // interface access
end
```

endprogram: test



### **SV Direct Programming Interface**

### Direct Programming Interface (DPI-C)

- SystemVerilog calls C/C++ functions
- C/C++ calls SystemVerilog functions & blocking tasks

### Simple interface to C models

- Allows SystemVerilog to call a C function just like any other native SystemVerilog function/task
- Testbench variables passed directly to/from C/C++
- NO need to write PLI-like applications/wrappers

#### DPI-C cannot be used to

- attach callbacks to a signal
- traverse hierarchy, get handles to instances or objects
  - ◆ Instead use PLI/VPI for these tasks

### **DPI-C: Import**

### SystemVerilog calling C/C++ functions

```
import "DPI-C" [cname =][pure] function type name (args);
import "DPI-C" [cname =][pure][context] task name (args);
```

- cname: maps C name to SystemVerilog prototype name
- pure: value returned only via call (no output/inout argument)
- context: required to call SystemVerilog subroutines in C

```
program automatic top;
import "DPI-C" context task c_test(input int addr);
initial begin
    c_test(1000);
    c_test(2000);
end
endprogram: top

void c_test(int addr) {
    ...
}vcs -sverilog top.sv c_test.c
}
```

### **DPI-C: Export**

### C calling SystemVerilog functions

```
export "DPI-C" [cname =] function name;
```

cname: maps C name to SystemVerilog prototype name

### C calling SystemVerilog (blocking) tasks

```
export "DPI-C" [cname =] task name;
```

cname: maps C name to SystemVerilog prototype name

```
import "DPI-C" context task c_test(int addr);
export "DPI-C" task apb_write;

task apb_write(input int addr, data);
... @ (posedge ready); ...
endtask

initial c_test(1000);

>vcs -sverilog top.sv c_test.c

#include <stdio.h>
#include <svdpi.h>
extern void apb_write(int, int);

output

#include <stdio.h>
#include <svdpi.h>
extern void apb_write(int, int);

output

#include <stdio.h>
#include <svdpi.h>
extern void apb_write(int, int);

output

#include <stdio.h>
#include <stdio.h
#include
```

### **Declaration of Imported Functions and Tasks**

 An imported task or function can be declared anywhere a native SV function or task can be declared

```
import "DPI-C" pure function real sin(input real r); // math.h
```

Imported tasks and functions can have zero or more input, output and inout arguments. ref is not allowed.

```
import "DPI-C" function void myInit();
```

- Imported functions can return a result or void
  - ◆ The return result type are restricted to "small" value
    - void, byte, shortint, int, longint, real, shortreal, chandle, and string
    - Scalar values of type bit and logic

```
import "DPI-C" function int getStim(input string fname);
```

Map method name if it conflicts with existing name

```
import "DPI-C" test = function int my_test();
```

### **DPI-C: Supported Data Types**

SystemVerilog	C (input)	C (out/inout)
byte (1)	char	char*
shortint	short int	short int*
int	int	int*
longint (1)	long int	long int*
shortreal	float	float*
real	double	double*
string	const char*	char**
string[n]	const char**	char**

SystemVerilog	C (input)	C (out/inout)
bit	svBit	svBit*
logic, reg	svLogic	svLogic*
bit[N:0]	const svBitVecVal*	svBitVecVal*
reg[N:0] logic[N:0]	const svLogicVecVal*	svLogicVecVal*
array[size]	type[ ]	type[ ]
array[M][N]	type[ ][ ]	type[ ][ ]
array[] (import only)	const svOpenArrayHandle	svOpenArrayHandle
chandle	const void*	void*

(1) input/output/inout only, not for function return value

### **DPI-C: Supported Data Types**

- Arguments must match types between SystemVerilog and C
  - User responsibility
  - DPI does not check for type compatibility
- VCS produces vc\_hdrs.h
  - Use it as a guide to see how types are mapped
- Argument directions
  - input Input to C code
  - output Output from C code (initial value undefined)
  - inout Input and Output from C code
  - ref
     Not supported by LRM. Use inout instead
- Return types (<32b)</p>
  - (unsigned) int, char\*
- Protection
  - It's up to the C code to not modify input parameters
  - Use const to double check your C code

## **DPI-C Example: Integer and Strings**

SystemVerilog	C Data Type	Description
int	int	Integer passed by value
string	char*	String passed by value

```
program automatic top;
  import "DPI-C" function void display_int(int i);
  import "DPI-C" function void display_str(string s);
  initial display_int(10);
  initial display_str("hello");
endprogram: top
```

### **DPI-C: 4-State Data Types**

SystemVerilog	C Data Type	Description	
reg/logic	svLogic	Reg/logic passed by value	
reg/logic[n:0]	svLogicVecVal*	Reg/logic vec passed by value	

#### reg/logic

- 4 State values in SystemVerilog
- Represented using svLogic in C

### reg/logic arrays

Represented using array of svLogicVecVal struct in C

```
/* (a chunk of) packed bit array */
typedef uint32_t svBitVecVal;
/* (a chunk of) packed logic array */
typedef struct vpi_vecval {
  uint32_t aval; //Data (Value)
  uint32_t bval; //Control
} s_vpi_vecval, *p_vpi_vecval;
typedef s_vpi_vecval svLogicVecVal;
```

System	C : svLogicVecVal	
Verilog	Data	Control
0	0	0
1	1	0
Z	0	1
Y	1	1

C: svLogic

Data

**System** 

Verilog

Ζ

X

4-	28

### DPI-C Example: reg/logic

```
program automatic top;
import "DPI-C" function void display_reg(logic r);
import "DPI-C" function void display_vec(logic [31:0] v);
initial display_reg(1'bx);
initial display_vec(32'h12xz);
endprogram: top
```

```
#include <stdio.h>
#include <svdpi.h>
void display_reg(svLogic r)
    { io_printf ("c=%d, d=%d\n", (r>>1)&1, r&1 ); }

void display_vec(svLogicVecVal* v)
    { io_printf ("c=%x, d=%x\n", v->aval, v->bval); }
```

#### DPI-C: chandle

#### chandle

- Allows C to allocate memory, pass to SystemVerilog
  - SystemVerilog can only access memory address
- SystemVerilog can then pass the handle back to C
- Allocate and de-allocate in the same language

```
//standard C functions
import "DPI-C" function chandle malloc(int size);
import "DPI-C" function void free(chandle ptr);
// abstract data structure: queue
import "DPI-C" function chandle newQ (input string name_of_queue);
// Note the following import uses the same foreign function for implementation as the
// prior import, but has different SystemVerilog name
// and provides a default value for the argument.
import "DPI-C" newQ=function chandle AnonQ(input string s=null);
import "DPI-C" function chandle newElem(bit [15:0]);
```

### **DPI-C: Array Access**

```
logic [31:0] array8[8];
```

#### C Structure contains array details

• Struct svOpenArrayHandle

```
import "DPI-C" function int my_func(input int data[]);
```

```
int my_func(const svOpenArrayHandle handle) {
   int* data;
   data = (int*) svGetArrayPtr(handle);
   ...
}
```

#### Data / Array

- Get a handle to the data type using svGetArrayPtr()
- Type cast to the correct type to match SystemVerilog
- char\*, int\*, svLogicVecVal\*, etc.

### **DPI-C: Array Access**

using logic [31:0] array8[8]; for the functions below

#### Access Functions

- void \*svGetArrayPtr(arg)
  - Returns pointer to representation of the whole data array
  - ◆ Type cast this to the correct type, based on SV array type
- int svDimensions(arb)
  - ♦ # of dimensions.

array8: 1 dimension

- int svSizeOfArray(ary)
  - ♦ # of bytes to store array, including 4-state.
    array8: 64
- int svLow(ary, dim)
  - ◆ Low index of array.

array8: 0 for dimension 1

- int svHigh(ary, dim)
  - High index of array.

array8: 7 for dimension 1

### **DPI-C: Import Examples**

SystemVerilog	C Data Type	Description
<pre>int array[]</pre>	svOpenArrayHandle	Dynamic array


```
program automatic top;
  import "DPI-C" function void display_array_val(int arr[]);
  int arr[] = new[4];
  initial display_array_val(arr);
  endprogram: top
```

### **DPI-C: Compile and Debug**

- Compilation
  - % vcs -sverilog test.sv test.c
- Enable the C/C++ source code debug with -g options.
- % vcs -sverilog case1.sv case1.cpp -debug all -CFLAGS -g

DVE supports SV design/testbench and C/C++ integrated

debug



### **DPI-C: Header Files & Examples**

#### DPI header files

\$VCS\_HOME/include

### SystemVerilog examples:

\$VCS\_HOME/doc/examples/sv/dpi

Directory contains following two subdirectories:

export\_fun - DPI export function for SV

import\_fun - DPI import function for SV

#### NativeTestbench-OpenVera examples:

 \$VCS\_HOME/doc/examples/nativetestbench/openvera/dpi Contains example of DPI import function for NTB-OV