Agenda: Day 2



5 UVM Configuration & Factory

6 UVM Component Communication

7 UVM Scoreboard & Coverage

8 UVM Callback


Unit Objectives

After completing this unit, you should be able to:

- Describe component logical hierarchy
- Use logical hierarchy to get/set component configuration fields
- Use factory to create test replaceable transaction and components

UVM Component Base Class Structure

- Behavioral base class is uvm_component
 - Has logical parent-child relationship
 - Used for phasing control, configuration and factory override



build
connect
end_of_elaboration
start_of_simulation
run*
extract
check
report
final

Component Parent-Child Relationships


Logical relationship is established at creation of component object

```
function new(string name, uvm component parent);
                    super.new(name, parent);
                  endfunction
                                               Pass parent in via constructor
                  . . . ;
                                                   (components only)
               endclass
               class agent extends uvm agent; // utils macro
                  typedef uvm sequencer # (packet) sequencer;
                  sequencer sqr; driver drv;
                  function new(string name, uvm component parent); ...;
                  function void build phase (...); super.build phase (...);
    agt
                    sqr = sequencer::type id::create("sqr", this);
                    drv = driver::type id::create("drv", this);
                  endfunction
               endclass
                                             Establish logical hierarchy
         dry
sqr
               agent agt = agent::type id::create("agt", this);
```

class driver extends uvm driver # (packet); // utils macro

Display & Querying

Rich set of methods for query & display



Query Hierarchy Relationship

Easy to get handle to object parent/children

```
Get handle to
                 uvm component comp;
   parent
                 comp = this.get parent();
   Finding
                                        Logical name
   object via
                 uvm component comp;
                  comp = vip.get child("sqr");
 logical name
                  int num ch = vip.get num children();
   Determine
   number of
    children
                    string name;
                    uvm component child;
Iterate through
                    if (vip.get first child(name)) do begin
                      child = vip.get child(name);
   children
                      child.print();
                    end while (vip.get next child(name));
```

Use Logical Hierarchy in Configuration

Mechanism for configuring object properties

Object context in which the setter resides Tag to set value uvm_config_db#(type)::set(context, inst name, field, value) **Hierarchical instance name** Value to set Data type in context Object context in which Data type the target resides (Must match set) Tag to get value

uvm_config_db#(type)::get(context, inst_name, field, var)

Hierarchical instance name in context

Variable to store value unchanged if not set

Component Configuration Example

Agent component field configuration

- Should target agent
 - Agent then configures child components

Configure agents in **build_phase** of environment

```
class router env extends uvm env;
   // utils macro and constructor not shown
   virtual function void build phase (uvm phase phase);
     super.build phase(phase);
     uvm config db #(int)::set(this, "i agt[10]", "port id", 10);
   endfunction
                                         Populate value in configuration
class agent extends uvm agent;
  // constructor not shown
                                             database targeting agent
  int port_id = -1; // default value
  `uvm component utils begin(agent)
    `uvm field int(port id, UVM ALL ON)
                                           Retrieve configuration in agent
  `uvm component utils end
  virtual function void build phase (...); ...
    uvm config db #(int)::get(this, "", "port id", port id);
    uvm_config_db #(int)::set(this, "*", "port id", port id);
  endfunction
endclass
                            Then, set child component configuration
```

UVM Resource

- uvm_config_db targets instances of objects
- For global configuration, use uvm resource db

Target scope

Content of resource

uvm_resource_db#(d_type)::set("scope", "name", value, [accessor]);

Data type

Referencing name

Object making call
(for debugging)

- Retrieval of the resources can be done in two ways
 - Read by name
 - Read by type

Variable of data type

```
uvm_resource_db#(d_type)::read_by_name("scope","name",type_var,[accessor]);
uvm_resource_db#(d_type)::read_by_type("scope", type_var, [accessor]);
```

Variable of data type

Manage DUT Interface Configuration

In program/module, use uvm_resource_db::set()

uvm_resource_db is used instead of uvm_config_db to
isolate the program/module code from test hierarchy changes. If
test hierarchy changes, the program/module code is not impacted.

Test Configures Agents with Interfaces

- In test, use uvm_resource_db::read_by_type() to retrieve interface
- Use uvm_config_db::set() to configure targeted agents

```
class test base extends uvm test; // other code left off
 virtual router io router vif;
 virtual reset io reset vif;
 virtual function void build phase (uvm phase phase); // other code left off
    uvm resource db#(virtual reset io)::read by type("reset vif",
                                                   reset vif, this);
    uvm config db#(virtual reset io)::set(this, "env.r agt",
                                                  "vif", reset vif);
    uvm resource db#(virtual router io)::read by type("router vif",
                                                   router vif, this);
    uvm config db#(virtual router io)::set(this, "env.i agt[*]",
                                                   "vif", router vif);
 endfunction
endclass
           Configure agent, NOT children of agent!
```

5-11

Configuring Component's Interface (1/2)

In driver/monitor

- Call uvm_conig_db#()::get() in build_phase
- Check for correctness in end_of_elaboration_phase

```
class driver extends uvm driver#(packet); // other code not shown
  virtual router io vif;
  virtual function void build phase (uvm phase phase);
    super.build phase (phase);
    uvm config db#(virtual router io)::get(this,"","vif",vif))
  endfunction
  virtual function void end of elaboration phase (uvm phase phase);
    super.end of elaboration phase (phase);
    if (vif == null) begin
      `uvm fatal("CFGERR", "Driver DUT interface not set");
    end
  endfunction
endclass
```

Configuring Component's Interface (2/2)

In agent

- In build phase
 - ◆ Call uvm_conig_db#()::get() to retrieve interface
 - Call uvm_conig_db#()::set() to set interface for children of agent

```
class input_agent extends uvm_agent; // other code not shown
    virtual router_io vif;
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        uvm_config_db#(virtual router_io)::get(this, "", "vif", vif);
        uvm_config_db#(virtual router_io)::set(this, "*", "vif", vif);
        endfunction
endclass
```

Additional Needs: Manage Test Variations

- Tests need to introduce class variations, e.g.
 - Adding constraints
 - Modify the way data is sent by the driver
- Variation can be instance based or global
- Control object construction for all or specific instances of a class
- Create generic functionality
 - Deferring exact object creation to runtime

Solution: Built-in UVM Factory

Test Requirements: Transaction

How to manufacture <u>transaction</u> instances with additional information without modifying the original source file?

```
class monitor extends uvm monitor;
                     . . . ;
                     virtual task run phase (uvm phase phase);
                       forever begin
  Type of object
                         packet pkt;
                                                     Poor coding style
determines memory
                         pkt = new("pkt");
                                                   No way of overriding
 allocated for the
                         get packet(pkt);
                                                   the transaction object
                       end
     instance
                                                    with a derived type
                     endtask
                  endclass
```

Impossible to add new members or modify constraint later

```
>class bad_packet extends packet; ...;
bit bad;
virtual function int compute_crc();
endclass
```

Test Requirements: Components

How to manufacture <u>component</u> instances with additional information without modifying the original source file?

```
class input_agent extends uvm_agent;
  packet_sequencer sqr;
  driver drv;
...
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    sqr = new("sqr", this);
    drv = new("drv", this);
    endfunction
endclass
No way of modifying
the component behavior
```

```
class NewDriver extends driver;
  virtual task run_phase(uvm_phase phase);
  if (dut.vif.done == 1)
    ...
  endtask
endclass
Impossible to change
  behavior for test
```

Factories in UVM

Implementation flow

- Factory instrumentation/registration
 - `uvm_object_utils(*Type*)
 - `uvm_component_utils(*Type*)

Macro creates a proxy class
(called type_id) to represent
the object/component
and registers an instance of the
proxy class in uvm_factory

- Construct object using static proxy class method
 - ClassName obj = ClassName::type_id::create(...);
- Class overrides
 - set type override by type(...); Proxy cla
 - set inst override by type(...);

Proxy class can create objects specified in test with overrides

Use proxy class to create object

Transaction Factory

Construct object via create() using factory class

Required! Macro defines a proxy class called type_id
An instance of proxy class is registered in uvm factory

```
class packet extends uvm sequence it
  rand bit[3:0] sa, da;
  `uvm object_utils_begin(packet)
    `uvm field int(sa, UVM ALL ON)
  . . . ;
endclass
class monitor extends uvm monitor;
  task run phase (uvm phase phase);
                                        Component handle optional
    forever begin
      packet pkt;
      pkt = packet::type id::create("pkt", this);
    end
            Use proxy's create() method
  endtask
              to construct transaction object
endclass
```

UVM Factory Transaction Creation

```
class packet extends uvm sequence item;
   rand bit[3:0] sa, da;
   `uvm object utils begin(packet)
                                        packet.sv
endclass
                                                   macro expansion
class packet extends uvm sequence item;
  typedef uvm object registry #(packet, "packet") type id;
endclass
                                 proxy to represent packet class
                              Parent component path establishes search path
packet pkt;
pkt = packet::type id::create("pkt", this);
                                            bad packet ord = new("pkt");
Any overrides of class packet?
                                            pkt = ord;
   pkt = new("pkt");
```

Component Factory

- Construct object via create() using factory class
 - Similar to transaction creation

```
class driver extends uvm_driver #(packet);
   `uvm_component_utils(driver)
   ...
endclass
```

Required! Macro defines a proxy class called **type_id**An instance of proxy class is registered in uvm_factory

UVM Factory Component Creation

```
class driver extends uvm_driver # (packet);
    `uvm_component_utils(driver)
    ...
endclass

class driver extends uvm_driver # (packet);
    typedef uvm_component_registry # (driver, "driver") type_id;
```

```
driver drv;
drv = driver::type_id::create("drv", this);
```

Any overrides of class **driver** under "this" parent scope?



```
newDrv ord;
ord = new("drv", this);
drv = ord;
```

macro expansion

```
drv = new("drv", this);
```

endclass

Command-line Override

- User can override factory objects at command line
 - Objects must be constructed with the factory class_name::type_id::create(...) method

```
+uvm_set_inst_override=<req_type>,<override_type>,<inst_path>
+uvm_set_type_override=<req_type>,<override_type>
```

- Works like the overrides in the factory
 - set inst override()
 - set_type_override()
- Example:

```
+uvm_set_type_override=driver, newDriver
+uvm_set_inst_override=packet, my_pkt, *.agt.*
```

No space character!

Override in Test

- User can chose type of override
 - set_inst_override_by_type()
 - set_type_override_by_type()

Only packet instances in matching sequencers are now packet_da_3

Unit Objectives Review

Having completed this unit, you should be able to:

- Describe component logical hierarchy
- Use logical hierarchy to get/set component configuration fields
- Use factory to create test replaceable transaction and components

Appendix

Accessing DUT signals via DPI
Sequence Configuration
Variable Length Configuration
Enum Configuration
Configuration Debugging
Disabling Auto Field Configuration

Accessing DUT Signals via DPI

Direct DUT Signal Access

From UVM uvm_hdl.svh file

```
// For all functions, returns 1 if the call succeeded, 0 otherwise.
// uvm hdl deposit: sets the given HDL ~path~ to the specified ~value~.
function int uvm hdl deposit(string path, uvm hdl data t value);
// uvm hdl read: gets the value at the given ~path~.
function int uvm hdl read(string path, output uvm hdl data t value);
// uvm hdl force: forces the ~value~ on the given ~path~.
function int uvm hdl force (string path, uvm hdl data t value);
// uvm hdl force time: forces the ~value~ on the given ~path~ for the specified amount of
// ~force time~. If ~force time~ is 0, <uvm hdl deposit> is called.
task uvm hdl force time (string path, uvm hdl data t value, time force time=0);
// uvm hdl release and read: releases a value previously set with <uvm hdl force>.
// ~value~ is set to the HDL value after the release.
function int uvm hdl release and read(string path, inout uvm hdl data t value);
// uvm hdl release: releases a value previously set with <uvm hdl force>.
function int uvm hdl release(string path);
```

Sequence Configuration

Configuring Sequences (Instance-Based)

Set in test

```
class test_20_items extends test_base; // other code not shown
virtual function void build_phase(...); super.build_phase(...);

uvm_config_db#(int)::set(this, "env.i_agt.sqr.packet_sequence",

"item_count", 20);
endfunction
endclass

Field tag within sequence

Value

Name path to sequence
(may not be class name)
```

Reference configuration field through get_full_name()

Configuring Sequences (Class-Based)

Set in test

Reference configuration field through get_type_name()

Configuring Sequences (Sequencer-Based)

Set in test

Reference configuration field through get_sequencer()

Configuring Sequences (Agent-Based)

- Provides access to agent configuration for sequences
 - Only to be used to retrieve agent configuration

Set in test

```
class test_agent_configuration extends test_base;
// utils and constructor not shown
virtual function void buid_phase(...);

uvm_config_db#(int)::set(this, "env.i_agt", "port_id", 3);
endfunction
endclass

Name path to agent
Name path to agent
```

Retrieve agent configuration field through sequencer

```
class packet_sequence extends sequence_base; // other code not shown
int port_id;
virtual task body();
uvm_sequencer_base my_sqr = get_sequencer();
uvm_config_db#(int)::get(my_sqr.get_parent(), "", "port_id", port_id);
...
endtask
endclass
Full path to agent
Agent configuration field
```

Configuration Debugging

Debugging Configuration Issues (1/4)

Common issues

- Configuration is strongly typed
- Mismatched types between the set and get calls will not flag an error during get

```
uvm_config_db#(int)::set::(this,"env","item_count",10);
uvm_config_db#(int unsigned)::get(this,"","item_count", item_count);
```

 Mismatched field names and/or scopes due to typos and change in hierarchy will not flag an error

Debugging Configuration Issues (2/4)

Always check return status

 When doing a read_by_name/_type() or get() check the return status and print an error message if configuration is required

Use run-time switch available to trace all config sets and gets

```
+UVM_CONFIG_DB_TRACE
+UVM_RESOURCE_DB_TRACE
```

- Use tracing controls in test code
 - ♦ uvm config db options::turn on tracing() // turn tracing on
 - uvm_config_db_options::turn_off_tracing() //turn tracing off
 - uvm_config_db_options::is_tracing() //check status of tracing

Debugging Configuration Issues (3/4)

Global handle available to UVM resource pool uvm_resources

Dumping resource data

Dump all resources in the resource pool using dump ()

```
uvm_resources.dump(.audit(1)); //audit==1 displays resource access details

Sample output:
default_sequence [/^uvm_test_top\.env\.i_agt\.sqr\.main_phase$/] : (class uvm_pkg::uvm_object_wrapper) ?

------
uvm_test_top.env.i_agt reads: 0 @ 0.0ns writes: 1 @ 0.0ns
uvm_test_top.env.i_agt.sqr reads: 1 @ 0.0ns writes: 0 @ 0.0ns

• Dump all 'gets' done using uvm_resource_db::read_by_name()/_type()

uvm_resources.dump_get_records();
```

Debugging Configuration Issues (4/4)

- Find all unused resources (on which no gets were performed)
 - See code in notes section

```
uvm_resources.find_unused_resources();

Sample Output of code below:

===Unused Resources===

delay [/^uvm_test_top\.env$/]: (int) 5

Name
Type
Size Value

delay
<unknown>
- @510
```

uvm_test_top.env reads: 0 @ 0.0ns writes: 1 @ 0.0ns

UVM Resource and Config DB Debug

- Within your code you can enable dumping
 - resources.dump(audit);
- Command line based debug
 - ./simv +UVM_RESOURCE_DB_TRACE +UVM_CONFIG_DB_TRACE

```
UVM INFO /fs/Release/linux RH4 AMD64 TD 32 debug Engineer/etc/uvm-1.1/base/uvm resource db.svh(130) @
    0.0ns: reporter [CFGDB/GET] Configuration 'uvm test top.recording detail' (type logic
    signed[4095:0]) read by uvm test top = null (failed lookup)
UVM INFO /fs/Release/linux RH4 AMD64 TD 32 debug Engineer/etc/uvm-1.1/base/uvm resource db.svh(130) @
    0.0ns: reporter [CFGDB/GET] Configuration 'uwm test top.recording detail' (type int) read by
    uvm test top = null (failed lookup)
UVM INFO @ 0.0ns: reporter [RNTST] Running test test seq lib cfg...
UVM INFO @ 0.0ns: reporter [UVM CMDLINE PROC] Applying config setting from the command line:
    +uvm set config int=uvm test top.env,foo,3
UVM INFO /fs/Release/linux RH4 AMD64 TD 32 debug Engineer/etc/uvm-1.1/base/uvm resource db.svh(130) @
    0.0ns: reporter [CFGDB7SET] Configuration 'uvm test top.env.foo' (type logic signed[4095:0]) set
    by = (logic signed[4095:0]) 11
UVM INFO /fs/Release/linux RH4 AMD64 TD 32 debug Engineer/etc/uvm-1.1/base/uvm resource db.svh(130) @
    0.0ns: reporter [CFGDB/GET] Configuration 'uvm test top.env.recording detail' (type logic
    signed[4095:0]) read by uvm test top.env = nul\overline{I} (fa\overline{I}led lookup)
UVM INFO /fs/Release/linux RH4 AMD64 TD 32 debug Engineer/etc/uvm-1.1/base/uvm resource db.svh(130) @
    0.0ns: reporter [CFGDB/GET] Configuration 'uvm test top.env.recording detail' (type int) read by
    uvm test top.env = null (failed lookup)
```