Agenda: Day 2



5 UVM Configuration & Factory

6 UVM Component Communication

7 UVM Scoreboard & Coverage

8 UVM Callback

Unit Objectives



After completing this unit, you should be able to:

- Build re-usable self checking scoreboards by using the in-built UVM comparator classes
- Implement functional coverage

Scoreboard - Introduction

Today's challenges

- Self checking testbenches need scoreboards
- Develop a scoreboard once, re-use many times in different testbenches
- Need different scoreboarding mechanisms for different applications
- Must be aware of DUT's data transformation


Solution: UVM scoreboard class extension with tailored functions for matching expected & observed data:

- In-order expects
- Data transformation
- Built in Analysis Exports in the Comparator classes

Scoreboard – Data Streams

Any ordered data sequence. Not just packets.

Application	Streams
Networking	Packets in, packets out
DSP	Samples in, samples out
Modems, codecs	Frames in, code samples out
Busses, controllers	Requests in, responses out



Scoreboard Implementation

Use uvm_in_order_class_comparator for checking

```
class scoreboard extends uvm scoreboard; // utils macro and constructor left off
  typedef uvm in order class comparator # (packet) cmpr t;
  cmpr t cmpr;
                                                               Environment
 uvm analysis export #(packet) before export;
 uvm_analysis_export #(packet) after_export;
                                                              Scoreboard
 virtual function void build phase (uvm phase phase);
                                                              Comparator
    super.build phase(phase);
    cmpr = cmpr t::type id::create("cmpr", this);
    before export = new("before export", this); -
    after export = new("after export", this);
  endfunction
                                                            Monitor Monitor
  virtual function void connect phase (uvm phase phase);
    before export.connect(cmpr.before export);
    after export.connect(cmpr.after export); _
                                                        Pass-through
  endfunction
  virtual function void report phase (uvm phase phase);
    `uvm info("Scoreboard Report",
           $sformatf("Matches = %0d, Mismatches = %0d",
           cmpr.m matches, cmpr.m mismatches), UVM MEDIUM);
  endfunction
endclass
```

Scoreboarding: Monitor

Monitors supplies scoreboard with **Environment** Scoreboard expected and actual transactions Comparator class imonitor extends uvm_monitor; Embed analysis port virtual router io vif; uvm analysis port #(packet) analysis port; // uvm component utils macro and constructor virtual function void build phase (...); ... **Monitor** analysis port = new("analysis port", this); if (!uvm config db#(virtual router io)::get(this,"","vif",vif)) `uvm fatal("CFGERR", ...); endfunction Get DUT interface virtual task run phase (uvm phase phase); forever begin packet tr = packet::type id::create("tr"); get packet(tr); Pass observed transaction to collector analysis port.write(tr); <</pre> end components via TLM analysis port endtask virtual task get packet(packet tr); ... endclass


Embed Monitor in Agent

Agent extends from uvm_agent class

- Contains a driver, a sequencer and a monitor
- Contains configuration and other parameters

Two operating modes:

- Active:
 - Emulates a device in the system interacting with DUT
 - Instantiates a driver, sequencer and monitor
- Passive:
 - Operates passively
 - Only monitor instantiated and configured



UVM Agent Example

```
class master agent extends uvm agent;
  uvm analysis port #(packet) analysis port;
  // utils macro and constructor not shown
  sequencer sqr;
  driver drv;
                         Sequencer, Driver and Monitor
  iMonitor mon;
  function void build phase (uvm phase phase);
    super.build phase(phase);
    analysis port = new("analysis_port", this);
                                                 is_active flag is built-in
    if (is active == UVM ACTIVE) begin
      sqr = packet sequencer::type id::create("sqr",this);
      drv = driver::type id::create("drv",this);
                                                       Create sequencer
    end
                                                      and driver if active
           = iMonitor::type id::create("mon",this);
    mon
  endfunction: build phase
  function void connect phase (uvm phase phase);
    mon.analysis port.connect(this.analysis port);
                                                          Pass-through
    if(is active == UVM ACTIVE)
      drv.seq item port.connect(sqr.seq item export);
  endfunction: connect_phase
                              Connect sequencer to driver
endclass
```

Using UVM Agent in Environment

Agent simplifies environment

Easier to maintain and debug

```
Scoreboard
class router env extends uvm env;
 master agent m agt;
  slave agent s agt;
                                            master_agent
                                                                slave_agent
  scoreboard sb:
  // utils and constructor not shown
  virtual function void build phase (...);
                                                         DUT
    super.build phase (phase);
    m agt = master agent::type id::create("m agt", this);
    s agt = slave agent::type id::create("s agt", this);
    sb = scoreboard::type id::create("sb", this);
   uvm config db#(uvm active passive enum)::set(this, "m agt",
                                       "is active", UVM ACTIVE);
   uvm config db#(uvm active passive enum)::set(this, "s agt",
                                       "is active", UVM ACTIVE);
  endfunction
  virtual function void connect phase (uvm phase phase);
    m agt.analysis port.connect(sb.before export);
    s agt.analysis port.connect(sb.after export);
  endfunction
endclass
```

Configure

Test Top

Environment

Scoreboard Can Be Parameterized

Create a base class without parameter

```
Embed common methods
```

```
virtual class scoreboard_base extends uvm_scoreboard;
  pure virtual task wait_for_expected_q_empty();
     virtual function void clear_expected_q(); end function
endclass
```

- Then create parameterized class with required members
 - Including uvm_component_param macro, type_name string and get_type_name() method

```
class packet_sb #(type T = packet) extends scoreboard_base;
typedef packet_sb #(T) this_type;
`uvm_component_param_utils(this_type)
const static string type_name = $sformatf("packet_sb#(%s)", T::type_id::type_name);
virtual function string get_type_name();
return type_name;
endfunction
virtual task wait_for_expected_q_empty(); ... endtask
virtual function void clear_expected_q(); ... endfunction
endclass
```

Scoreboard: User Implementation (1/2)

User can implement out-of-order scoreboard

Need a transaction queue to store in-coming transactions

```
class scoreboard # (type before = uvm object, after = before)
                 extends scoreboard base;
 typedef scoreboard # (before, after) this type;
  // required methods left off - see note
  `uvm analysis imp decl( before)
  `uvm_analysis_imp_decl(_after)
 uvm analysis imp before # (before, this type) before export;
 uvm analysis imp after #(after, this type) after export;
  int m matches = 0, m mismatches = 0;
 after expected[$];
  function new(string name, uvm component parent);
    super.new(name, parent);
 endfunction
 virtual function void build phase (uvm phase phase);
    super.build phase();
   before export = new("before_export", this);
    after export = new("after export", this);
 endfunction
// continued on next slide
```

Scoreboard: User Implementation (2/2)

Narrow down potential matches with a tag search

Otherwise, performance may be an issue


```
// continued from previous slide
  virtual function void write before (before b tr);
    after a tr;
    // transform here
    expected.push back(a tr);
                                                      Do a quick
  endfunction
                                                      search first
  virtual function void write after (after a tr);
    int index[$];
    index = expected.find index() with (item.find(a_tr));
    foreach(index[i]) begin
      if (pkt.compare(expected[index[i]])) begin
        expected.delete(index[i]);
        m matches++;
                                      Do full compare on
        return;
                                    results of quick search
      end
    end
    `uvm warning("SB ERR", "No match found");
    m mismatches++;
  endfunction
endclass
```

Functional Coverage

- Measure the random stimulus to track progress towards verification goal
- What to measure?
 - Configuration: Has testbench tried all legal environment possibilities?
 - N drivers, M Slaves, bus addresses, etc.
 - Stimulus: Has testbench generated all representative transactions, including errors?
 - Reads, writes, interrupts, long packets, short bursts, overlapping operations
 - Correctness: Has DUT responded correctly to the stimulus?
 - Reads, writes, interrupts, long packets, short bursts, overlapping operations

Connecting Coverage to Testbench

SystemVerilog Testbench Structure



Component Configuration Coverage (1/2)

```
covergroup cfg_cg() with function sample(env cfg cfg); ... endgroup
class config coverage extends uvm component; _
  bit coverage enable = 0;
                                                         Configure - Coverage
  env cfg cfg; cfg cg cg;
                                                                Coverage
  `uvm component utils begin(config coverage)
    `uvm field object(cfg, UVM DEFAULT)
                                                         Sequencei
    `uvm field int(coverage enable, UVM DEFAULT)
  `uvm component utils end
  virtual function void build phase (uvm phase phase);
    super.build phase (phase);
    uvm config db#(int)::get(this,"","coverage enable",coverage enable);
    if (coverage enable) begin
      if (!uvm_config_db #(env_cfg)::get(this, "", "cfg", cfg)) begin
      `uvm fatal(...);
      end
      cq = new();
    end
  endfunction
  virtual function void start of simulation phase (uvm phase phase);
    if (coverage enable)
      cg.sample(cfg);
  endfunction
endclass
```

Component Configuration Coverage (2/2)

Build configuration coverage component in test

```
class test ports extends test base; // utils and constructor not shown
  env cfg cfg;
  config coverage cfg cov;
  virtual function void build phase (uvm phase phase);
    super.build phase (phase);
    cfg = env cfg::type id::create("cfg", this);
    if (!cfg.randomize()) begin
     `uvm fatal(...);
    end
    cfg cov = config coverage::type id::create("cfg cov", this);
    uvm_config_db #(env cfg)::set(this, "env", "cfg", cfg);
    uvm config db #(env cfg)::set(this, "cfg cov", "cfg", cfg);
    uvm config db #(int)::set(this, "cfg cov", "coverage enable", 1);
  endfunction
endclass
```

Stimulus Coverage

Cover monitor's observed transactions

```
covergroup pkt cg with function sample (packet pkt);
  coverpoint pkt.sa;
                      Class with built-in analysis port
                                                              DUT
endgroup: pkt cg
class packet coverage extends uvm subscriber # (packet); ...;
 pkt cg cov; bit coverage enable;
  virtual function void build phase (uvm phase phase); ...;
    if (coverage enable) cov = new();
  endfunction
                                             Sample method called
  virtual function void write(T t);
                                             with monitored packet
    if (coverage enable) cov.sample(t);
  endfunction
class test stimulus coverage extends test base; ...;
   packet coverage cov comp;
   virtual function void build phase (uvm_phase phase); ...;
     cov comp = packet coverage::type id::create("cov comp", this);
   endfunction
   virtual function void connect phase (uvm phase phase); ...;
     env.agt.analysis port.connect(cov comp.analysis export);
   endfunction
 endclass
```

Coverage

Correctness Coverage

Cover verified transaction in scoreboard

Packet cover group covergroup sb_pkt_cg with function sample(packet) Sequence Self Check coverpoint pkt.sa; coverpoint pkt.da; cross pkt.sa, pkt.da; DUT endgroup: sb pkt cg class scoreboard # (type T = packet) extends scoreboard base; // component utils and other code not shown bit coverage enable = 0; TLM imp method called virtual function void write after(T pkt); <</pre> if (pkt.compare(pkt ref) begin with monitored packets m matches++; if (coverage enable) sb_pkt_cg.sample(pkt_ref); end else begin m mismatches++; end endfunction endclass

Unit Objectives Review

Having completed this unit, you should be able to:

- Build re-usable self checking scoreboards by using the in-built UVM comparator classes
- Implement functional coverage

Appendix

Multi-Stream Scoreboard

Scoreboard: Multi-Stream

```
class scoreboard extends uvm scoreboard;
  uvm analysis imp before #(packet, scoreboard) before export;
  uvm analysis imp after #(packet, scoreboard) after export;
 typedef uvm in order class comparator # (packet) cmpr t;
  cmpr t cmpr[16];
  `uvm component utils(scoreboard)
  function new(string name, uvm component parent);
    super.new(name, parent);
    `uvm info("TRACE", $sformatf("%m"), UVM HIGH);
 endfunction
 virtual function void build phase (uvm phase phase);
    super.build phase(phase);
    `uvm info("TRACE", $sformatf("%m"), UVM HIGH);
   before export = new("before export", this);
   after export = new("after export", this);
   for (int i=0; i < 16; i++) begin
     cmpr[i] = cmpr t::type id::create($sformatf("cmpr %0d", i), this);
   end
 endfunction
... // Continued on next page
```

Scoreboard: Multi-Stream

```
virtual function void write before (packet pkt);
    `uvm info("TRACE", $sformatf("%m"), UVM HIGH);
    cmpr[pkt.da].before export.write(pkt);
  endfunction
  virtual function void write after(packet pkt);
    `uvm info("TRACE", $sformatf("%m"), UVM HIGH);
    cmpr[pkt.da].after export.write(pkt);
  endfunction
  virtual function void report();
    `uvm info("TRACE", $sformatf("%m"), UVM HIGH);
    foreach (cmpr[i]) begin
      `uvm info("Scoreboard Report",
        $sformatf("Comparator[%0d] Matches = %0d, Mismatches = %0d",
          i, cmpr[i].m matches, cmpr[i].m mismatches), UVM MEDIUM);
    end
  endfunction
endclass
```