# **UVM** Basics

Nagesh Loke ARM CPU Verification Lead/Manager



### What to expect ...

- This lecture aims to:
  - demonstrate the need for a verification methodology
  - provide an understanding of some of the key components of a UVM testbench
  - cover some basic features of UVM



### ARM CCN-512 SoC Framework

#### ARM's CCN-512 Mixed Traffic Infrastructure SoC Framework Heterogeneous processors - CPU, GPU, DSP and Up to 24 I/O Virtualized Interrupts Up to 4 accelerators coherent cores per interfaces for cluster GIC-500 accelerators and I/O Cortex CPU Cortex CPU 10-40 or CHI or CHI GbE PCle PCIe SATA master master DPI ) Crypto DPI USB. Cortex CPU NIC-400 Up to 12 Cortex CPU or CHI or CHI coherent master I/O Virtualisation CoreLink MMU-500 Cortex-A53 clusters CoreLink™ CCN-512 Cache Coherent Network Snoop Filter 1-32MB L3 cache Memory Memory Memory Memory Network Interconnect Network Interconnect Controller Controller Controller Controller NIC-400 NIC-400 DMC-520 DMC-520 DMC-520 DMC-520 Integrated ×72 L3 cache ×72 ×72 ×72 GPIO DDR4-3200 DDR4-3200 DDR4-3200 DDR4-3200 Up to Quad channel Peripheral address space DDR3/4 x72



### What are the challenges of verifying complex systems?

- Typical processor development from scratch could be 100s of engineering years
- Requires parallel developments across multiple sites, and it takes a large team to verify a processor
- The typical method is to divide and conquer, partitioning the whole CPU into smaller units and verify those units, then reuse the checkers and stimulus at a higher level
- The challenges are numerous
- Reuse of code becomes an absolute key to avoid duplication of work
- It is essential to have the ability to integrate an external IP
- This requires rigorous planning, code structure, & lockstep development
- Standardization becomes a key consideration
- UVM can help solve this!




### What is UVM and why use it?


- Stands for Universal Verification Methodology
- Benefits:
  - supports and provides framework for modular and layered verification components
  - Enables:
    - reuse
    - clear functional definition for each component
    - configuration of components to be used in a variety of contexts
- is maintained and released by Accellera committee
- source code is fully available
- is a mature product
- significant amount of training and support available



## Key components of a UVM testbench




### UVM Sequence Item & Sequence Inheritance tree





### **UVM** Component

#### Pre-defined Components



- Basic building block for all components that exercise control over testbench or manage transactions
- They all have a time consuming run() task
- They exist as long as the test exists



### **UVM** Sequence Item & Sequence


```
class alu trxn extends uvm sequence item ;
   `uvm_object_utils (alu_trxn)
   typedef enum
                ADD=0
                SUB=1,
                MUL=2,
                AND=4.
                0R=5.
                X0R=6.
                XNOR=7
               OPTYPE;
   rand logic [7:0] a, b;
   rand logic [15:0] out;
   rand OPTYPE op;
   function string convert2string;
      string s;
      $sformat(s, "%s", super.convert2string());
      $sformat(s, "op=%b, A=%h, B=%h", op.name, a, b);
      return s:
   endfunction
   function do print (uvm printer printer);
      printer.m string = convert2string ();
   endfunction // do print
   function bit do_compare(uvm_object rhs, uvm_comparer comparer);
      alu trxn txn;
               status = 1;
      $cast(txn, rhs);
      status &= super.do_compare(rhs, comparer);
      status &= (a == txn.a);
      status &= (b == txn.b);
      status &= (op == txn.op);
      return status;
  endfunction // do compare
endclass // alu trxn
```

- Sequence Item is the same as a transaction
- It's the basic building block for all types of data in UVM
- Collection of logically related items that are shared between testbench components
- Examples: packet, AXI transaction, pixel
- Common supported methods:
  - create, copy, print, compare

- UVM Sequence is a collection/list of UVM sequence items
- UVM sequence usually has smarts to populate the sequence but sometimes this is separated into a UVM generator



### Key components of a UVM testbench



### **UVM Sequencer & Driver**

```
class alu driver extends uvm_driver #(alu_trxn);
   `uvm component utils(alu driver)
  // Data members
  virtual interface alu intf alu if;
  task run phase(uvm phase phase);
      forever begin
         seq item port.try next item(req);
         if (req != null) begin
            // Wiggle pins
            seq_item_port.item_done();
            @ alu if.cb;
            alu_if.cb.opcode <= req.op;
            alu if.cb.A <= req.a;
            alu if.cb.B <= req.b;
         end
  endtask // run phase
endclass // alu driver
```

- A <u>UVM sequencer</u> connects a UVM sequence to the UVM driver
- It sends a transaction from the sequence to the driver
- It sends a response from the driver to the sequence
- Sequencer can also arbitrate between multiple sequences and send a chosen transaction to the driver
- Provides the following methods:
  - send request (), get response ()
- A <u>UVM driver</u> is responsible for decoding a transaction obtained from the sequencer
- It is responsible for driving the DUT interface signals
- It understands the pin level protocol and the timing relationships




#### **UVM Monitor**

```
class alu monitor extends uvm monitor;
   uvm component utils(alu monitor)
   uvm analysis port#(alu trxn) a port;
  // Data members
  virtual interface alu intf alu if;
  alu trxn trxn;
  function new(string name, uvm component parent);
     super.new(name, parent);
  endfunction: new
  function void build phase(uvm phase phase);
     super.build phase(phase);
     // Get a virtual interface handle from the resource db
     void'(uvm resource db#(virtual alu intf)::
            read by name(
                         .scope("alu interface"),
                         .name("alu if"),
                         .val(alu if))
            );
     a_port = new(.name("a_port"), .parent(this));
  endfunction: build phase
   task run phase(uvm phase phase);
     // prep code
     a port.write(trxn);
     // post code
  endtask: run phase
endclass // alu monitor
```

- Monitor's responsibility is to observe communication on the DUT interface
- A monitor can include a protocol checker that can immediately find any pin level violations of the communication protocol
- <u>UVM Monitor</u> is responsible for creating a transaction based on the activity on the interface
- This transaction is consumed by various testbench components for checking and functional coverage
- Monitor communicates with other testbench components using UVM Analysis ports



### Key components of a UVM testbench



### **UVM** Agent

```
class alu agent extends uvm agent;
    'uvm component utils (alu agent);
   uvm_analysis_port #(alu_trxn) a_port;
   alu sequencer m sequencer;
   alu driver
                m driver;
   alu monitor m monitor;
   function new(string name, uvm_component parent);
      super.new(name, parent);
   endfunction // new
  function void build phase(uvm phase phase);
    if (get_is_active() == UVM ACTIVE)
    begin
      m_sequencer = alu_sequencer::type_id::create("m_sequencer", this);
     m driver
                 = alu driver ::type id::create("m driver",
    end
   m_monitor = alu_monitor::type_id::create("m_monitor", this);
   a port = new("a port", this);
  endfunction // build phase
  function void connect phase(uvm phase phase);
    if (get is active() == UVM ACTIVE)
      m_driver.seq_item_port.connect( m_sequencer.seq_item_export );
    m_monitor.a_port.connect( a_port );
  endfunction // connect phase
  virtual function uvm active passive enum get is active();
    return uvm active passive enum'( m config.is active );
  endfunction // get is active
endclass // alu agent
```

- <u>UVM Agent</u> is responsible for connecting the sequencer, driver and the monitor
- It provides analysis ports for the monitor to send transactions to the scoreboard and coverage
- It provides the ability to disable the sequencer and driver; this will be useful when an actual DUT is connected



### **UVM** Scoreboard

- Scoreboard is one of the trickiest and most important verification components
- Scoreboard is an independent implementation of specification
- It takes in transactions from various monitors in the design, applies the inputs to the independent model and generates an expected output
- It then compares the actual and the expected outputs
- A typical scoreboard is a queue implementation of the modeled outputs resulting in a pop of the latest result when the actual DUT output is available
- A scoreboard also has to ensure that the timing of the inputs and outputs is well managed to avoid false fails



#### **UVM** Environment

```
class alu env extends uvm_env;
   `uvm_component_utils (alu_env)
   // analysis port
   uvm_analysis_port # (alu_trxn) a_port;
  // ALU Agent
   alu agent m agent;
  // Constructor
   // Build Phase
   function void build_phase (uvm_phase phase);
     a_port = new ("a_port", this);
     m agent = alu agent::type id::create ("m agent", this);
   endfunction // build phase
   function void connect_phase (uvm_phase phase);
   endfunction // connect phase
   function void run_phase (uvm_phase phase);
   endfunction // run phase
endclass // alu env
```

- The environment is responsible for managing various components in the testbench
- It instantiates and connects:
  - all the agents
  - all the scoreboards
  - all the functional coverage models




### **UVM** Test

- uvm\_test is responsible for
  - creating the environment
  - controlling the type of test you want to run
  - providing configuration information to all the components through the environment



## Key components of a UVM testbench



#### **UVM TLM**

- TLM port is a mechanism to transport data or messages
- It is implemented using a SV mailbox mechanism
- It typically carries a whole transaction
- In some cases a broadcast of a transaction is necessary (one-many); this is achieved using an analysis port
- A testbench component implemented using TLM ports is more modular and reusable



### **UVM** Phasing

build

connect

start\_of\_simulation

run

check

report

final

reset

configure

main

shutdown

Create components and allocate memory

Hook up components; key step to plumbing

Print banners, topology etc.

Time consuming tasks

- Reset the design
- Configure the design
- Main test stimulus
- Stop the stimulus and provide time for checking/draining existing transactions, replays or restarts

Do end of test checks (all queues empty, all responses received)

Provide reporting, pass/fail status

Complete the test



### What we learned today ...

- Discussed what a verification methodology is and the need for it
- Looked at block diagrams with key components in a UVM testbench
- Covered UVM and some of it's basic features



### Useful pointers

- https://verificationacademy.com/
- Accelera: http://accellera.org/downloads/standards/uvm
- Recommend watching short videos on UVM introduction on YouTube

