Agenda: Day 3




9 **UVM Advanced Sequence/Sequencer** 10 **UVM Phasing and Objections** 11 **UVM Register Abstraction Layer (RAL)** 12 **Summary**

Unit Objectives

After completing this unit, you should be able to:

- Control phase objections
- Control phase timeout
- Create user phases
- Create phase domains
- Implement phase callbacks

Phasing in UVM 1.0+



- Synchronized phase execution
- Two predefined domains
 - common Simple components (driver/monitor)
 - ◆ run
 - uvm Complex components (test/environment/scoreboard)
 - ♦ reset -> shutdown
 - With pre_*/post_* phases
- Task phases terminate when objection count reaches zero
- Enough flexibility for basic to intermediate user

Common Phases

build Create and configure testbench components

connect Establish cross-component connections

end_of_elaboration Check for correctness of testbench structure

start_of_simulation Print configuration for components

run Stimulate the DUT

extract Extract data from different points of the verification

environment

Check Check for any unexpected conditions in the

verification environment

report Report results of the test

final Tie up loose ends

For more details please see UVM Reference Guide

Run-Time Task Phases

reset Reset DUT/De-assert control signals

post_reset Wait for DUT to be at a known state

pre_configure Setup/Wait for conditions to configure DUT

configure Configure the DUT

post_configure Wait for DUT to be at a known configured state

pre_main Setup/Wait for conditions to start testing DUT

main Test DUT

post_main Typically a no-op


shutdown Wait for data in DUT to be drained

post_shutdown Perform final checks that consume simulation time

For more details please see UVM Reference Guide

Task Phase Synchronization

Run-Time task phases for all components will move on to the next phase only when all objections for that phase are dropped



Phase Objection (1/6)

Do not raise/drop objection in component's run_phase

Impacts simulation with excessive objection count

```
class driver extends ...;
  virtual task run phase (uvm phase phase);
    forever begin
      seq item port.get next item(req);
                                                     Trace with
     phase.raise objection(this);
                                              +UVM OBJECTION TRACE
      send(req);
                                                   run-time switch
      seq item port.item done();
      phase.drop objection(this);
    end
                 class monitor extends ...;
  endtask
                   virtual task run phase (uvm phase phase);
endclass
                     forever begin
                       @(negedge sigs.monClk.frame n[port id]);
                       phase.raise objection(this);
                       get packet(tr);
                       phase.drop objection(this);
                     end
                   endtask
                 endclass
```

Phase Objection (2/6)

Objections should be raised/dropped in sequence

```
class packet sequence ...; // other code not shown
    function packet sequence::new(string name = "packet sequence");
     super.new(name);
     endfunction
    virtual task pre start();
     if (get parent sequence() == null && starting phase != null)
       starting phase.raise objection(this); // UVM-1.1 ONLY!
    endtask
    virtual task post start();
     if (get parent sequence() == null && starting phase != null)
       starting phase.drop objection(this); // UVM-1.1 ONLY!
    endtask
                                        Objection set for main phase
class router env extends uvm env;
virtual function void build phase (uvm phase phase);
 // other code not shown
 uvm config db #(uvm object wrapper)::set(this, "agt.sqr.main phase",
                   "default sequence", packet sequence::get type());
endfunction
endclass
```

Phase Objection (3/6)

- Objections in sequence may not be enough
 - There may be latency within the DUT
- Known latency can be taken care of with drain time
 - **set_drain_time()** method extends the phase for the specified amount of simulation time after objection count reaches 0

```
Change objection drain time in component's phase method

virtual task main_phase(uvm_phase phase);

uvm_objection objection;
super.main_phase(phase);
objection = phase.get_objection();
objection.set_drain_time(this, lus);
endtask
endclass

Set drain time
```

Phase Objection (4/6)

A common way of handling unknown latency of DUT is to wait for the scoreboard's expect queue to be empty

```
class scoreboard# (type T=packet) extends scoreboard base; // other code left off
  T expected queue[$]; // queue of expected transactions
  virtual task wait for empty();
    wait (expected queue.size() == 0);
  endtask
endclas class test shutdown extends test_base;
                                                          // other code left off
          virtual task shutdown phase (uvm phase phase); // phase specific
            uvm component comps[$]; scoreboard base sb;
            phase.raise objection (this, "Wait for scoreboard to empty");
            uvm root::get().find all("*", comps);
            foreach (comps[i]) begin
                                                       Wait for scoreboard
              if ($cast(sb, comps[i]) begin
                                                         queue to empty
                sb.wait for expected q empty();
              end
            end
            phase.drop objection (this, "Scoreboard queues emptied");
          endtask
                      Drop objection when scoreboard queues are emptied
        endclass
```

Phase Objection (5/6)

- Test can extend phase via phase callback
 - phase_ready_to_end()
 - Called when all objections are dropped for a phase
 - Requires the test writer to create and manage a BUSY flag

```
// other code left off
class my test extends test base;
  virtual function void phase ready to end(uvm phase phase); // all phases
    // BUSY flag must be set and clear by test
    if (BUSY) begin
      phase.raise objection(this, "In middle of protocol");
      fork
                     Raise objection when monitor is busy
        begin
          wait(BUSY == 0);
          phase.drop objection(this, "Completed protocol");
        end
                    Drop objection when monitor is idle
      join none
    end
  endfunction
endclass
```

Phase Objection (6/6)

Objections can be tracked via phase callback

```
virtual function void phase started (uvm phase phase);
  if (uvm report enabled(UVM DEBUG, UVM INFO, "OBJECTIONS")) begin
    if (phase.get objection() == null) return;
                                                       Message control
    fork begin
      // Needed to give sequences opportunity to raise objection
      phase.wait for state(UVM PHASE EXECUTING);
      fork
        uvm objection objection = phase.get objection();
        forever begin
          objection.display objections(); ✓
                                               Print objectors
          #1us; // Objection sample period
        end
        begin
          objection.wait for total count();
        end
      join any
                          Wait for objection count to be 0
      disable fork;
                          Terminate threads when reached
    end join none
  end
endfunction
```

UVM Timeout

Run-Time switch:

- +UVM TIMEOUT
- Maximum absolute time before fatal is called
- Defaults to 9,200 sec
 - Causes fatal message if reached

Embed in test:

```
uvm_root::get().set_timeout(.timeout(1ms))
```

- Overridden by +UVM_TIMEOUT if called in new()
 - Recommended
- Overrides +UVM_TIMEOUT if called in phase method
 - Not recommended

Advanced Features

Phase Domains

- UVM has two default phase domains: common and uvm
- Phases within same domain are synchronized
- Inter-domain phases can be synchronized
 - User can set full, partial or no synchronization

User Defined Phases

Can be mixed with predefined phases

Phase Jumping


Forwards and Backwards

Only recommended for (Environment) Implementers not (Component) Developers

Phase Domains (1/2)

- Task phases are organized as domains
 - There are two task domains: common and uvm
 - Executing concurrently as two synchronized threads

```
virtual task main_phase(uvm_phase phase);
$display("Phase in %s domain", phase.get_domain_name());
```




Phase Domains (2/2)

User can create customized domains

```
Created two user domains
class top env extends uvm env;
  sub env env0, env1;
  uvm domain domain0=new("domain0"), domain1=new("domain1");
  virtual function void connect phase (uvm phase phase);
    env0.set domain(domain0);
    env1.set domain(domain1);
               env0's phases are independent of all other domains
               env1's phases are synchronized with top env
    domain1.sync(.target(this.get domain());
//
    domain0.sync(.target(this.get domain()),
//
                 .phase(uvm main phase::get()));
//
    domain0.sync(.target(this.get domain()),
//
                 .phase(uvm post main phase::get()),
//
                 .with phase(uvm shutdown phase::get()));
  endfunction
               env0's specified phase is sync'ed with top_env
endclass
```

User Defined Phase


User can create customized phases



Macro creates a new phase <u>class</u> called my_new_cfg_phase test_base must implement new_cfg_phase (uvm_phase phase)

Phase Jump: Backward

- Phases can be rolled back
- Mid-simulation reset can be accomplished by jumping back to reset phase
- Environment must be designed to support jumping
 - All active components must return control signals to deasserted state
 - All residual properties must be deleted
 - All residual processes must be killed



```
class test_jump2reset extends test_base;
  // code not shown
  virtual task main_phase(...);
   // detect some condition
   if (phase.get_run_count() < 5)
       phase.jump(uvm_reset_phase::get());
  endtask</pre>
```

Phase Jump: Forward

- Can be used for a test to skip a behavior
 - Example: skip rest of main if coverage is met
- Environment must be designed to support jumping
 - May need to wait for components to be in idle state before calling jump

```
class driver extends uvm_driver #(...);
  covergroup d_cov ... endgroup
  virtual task run_phase(...);
  forever begin
    seq_item_port.get_next_item(req);
    process(req);
    seq_item_port.item_done();
    d_cov.sample(req);
    if ($get_coverage() == 100.0)
        phase.jump(uvm_post_main_phase::get());
    end
  endtask
endclass
```

Phase Jumping Cleanup

- phase_ended()
 - Called before each phase terminates

```
virtual function void phase_ended(uvm_phase phase);
  uvm_phase jump_phase = phase.get_jump_target();
  if (jump_phase != null) begin
    if (jump_phase.is_before(phase)) begin
    ...
  end else begin
    if (jump_phase.is_after(phase)) begin
    ...
  end
  end
  end
  end
  end
  end
endfunction: phase_ended
```

Get Phase Execution Count

- get_run_count()
 - Returns the number of times this phase has executed

```
virtual function void phase_started(uvm_phase phase);
  if (phase.is(uvm_reset_phase::get())) begin
    int count = phase.get_run_count();
    if (count > 1) begin
        ...
    end    ...
  end
endfunction : phase_started
```

Unit Objectives Review


Having completed this unit, you should be able to:

- Control phase objections
- Control phase timeout
- Create user phases
- Create phase domains
- Implement phase callbacks

Lab 5 Introduction



Implement top level sequence



Appendix

uvm_phase Class Key MembersComponent Phasing GuidelinesJump Code Example

uvm_phase Class Key Members

uvm_phase Class Key Methods

uvm_phase class key methods are as follows:

```
class uvm_phase extends uvm_object;
 function bit is(uvm_phase phase);
 function bit is_before(uvm_phase phase);
 function bit is after(uvm phase phase);
 function uvm objection get objection();
 virtual function void raise_objection(uvm_object obj, string description="", int count=1);
 virtual function void drop_objection(uvm_object obj, string description="", int count=1);
 function uvm phase find(uvm phase phase, bit stay in scope=1);
 function uvm_phase find_by_name(string name, bit stay_in_scope=1);
 function uvm phase get schedule(bit hier=0);
 function string get_schedule_name(bit hier=0);
 function uvm domain get domain():
 function string get domain name();
 function void add(uvm phase phase, with phase=null, after phase=null, before phase=null);
 function void sync(uvm domain target, uvm phase phase=null, uvm phase with phase=null);
 function void unsync(uvm domain target, uvm phase phase=null, uvm phase with phase=null);
 function void jump(uvm_phase phase);
 static function void jump all(uvm phase phase);
 function uvm_phase get_jump_target();
 function int get run count();
 function int unsigned get ready to end count():
 function uvm phase state get state();
                                                                        // see next slide for possible states
 task wait for state(uvm phase state state, uvm wait op op=UVM EQ); // possible op: UVM EQ, UVM NE, UVM LT,
                                                                         // UVM LTE. UVM GT. UVM GTE
endclass
```

uvm phase Class States

The get_state() and wait_for_state() methods operates on the following possible states of a phase

Phase State	Description
UVM_PHASE_DORMANT	Domain inactive
UVM_PHASE_SCHEDULED	Phase scheduled waiting for preceding phases to complete
UVM_PHASE_SYNCING	All preceding phases completed
UVM_PHASE_STARTED	Phase ready, phase_started() executes
UVM_PHASE_EXECUTING	Phase method executes
UVM_PHASE_READY_TO_END	No objections, phase_ready_to_end() executes
UVM_PHASE_ENDED	Phase completed, phase_ended() executes
UVM_PHASE_CLEANUP	Phase related threads killed
UVM_PHASE_DONE	Done, execute succeeding phase

Component Phasing Guidelines

Driver Guideline

- Emulates launch and capture registers
- Build time phases
 - build_phase() // retrieve configuration
- Run time phases
 - start_of_simulation_phase() // print configuration
 - run_phase() // get and process item

Callbacks

phase_ended() // for jump back

Monitor Guideline

- Emulates capture register only
- Build time phases
 - build_phase() // retrieve configuration
- Run time phases
 - start_of_simulation_phase() // print configuration
 - run_phase() // report observed transaction via analysis port

Callbacks

phase_ended() // for jump back

Agent Guideline

- A container class for interface-base components
 - No behavioral code
- Build time phases
 - build_phase() // construct sub-components// retrieve and set sub-component configuration
 - connect_phase() // connect sub-components
- Run time phases
 - start_of_simulation_phase() // report configuration

Scoreboard Guideline

Tracks correctness of operation

Build time phases

- build_phase() // construct sub-components if needed// retrieve configuration
- connect_phase() // connect analysis ports if needed

Run time phases

start_of_simulation_phase() // print configuration

Callbacks

phase_ended() // for jump back

Environment Phase Guideline

- A container class for all DUT verification components
 - No behavioral code
- Build time phases
 - build_phase() // construct sub-components// retrieve and set sub-component configuration
 - connect_phase() // connect sub-components
- Run time phases
 - start_of_simulation_phase() // display configuration

Test Phase Guideline

No restriction/limitation of phases

Build time phases

- build_phase() // construct and configure environment
- connect_phase() // make changes to environment connections

Run time phases

- start_of_simulation_phase() // display configuration
- run_phase() // set dynamically changing configurations
- reset_phase() // execute reset sequence
- configure_phase() // execute configure sequence
- main_phase() // execute stimulus sequence
- shutdown_phase() // additional end of test condition

Cleanup phases and callbacks

As needed by test

Jump Code Example

Driver Code for Jump

```
class driver extends uvm driver #(packet); // other code left off
  process m proc[$];
  function void phase ended (uvm phase phase);
    uvm phase jump phase = phase.get jump target();
    if (jump phase != null) begin
      `uvm info("JUMP", {"to", jump phase.get_name()}, UVM_MEDIUM);
      foreach (m proc[i]) begin
        m proc[i].kill();
      end
      m proc.delete();
      if (req != null) begin
        seq item port.item done();
        req = null;
      end
    end
  endfunction
  // continue on next page
```

Driver Code for Jump

```
// continue from previous page
 virtual task run phase (uvm phase phase);
    forever begin
      fork begin
        process p = process::self();
        m proc.push front(p);
        drive transaction();
        m proc.pop front();
      end join
    end
 endtask
 virtual task drive transaction();
    seq item port.get next item(req);
    send(req);
    seq item port.item done();
    req = null;
 endtask
endclass
```

Monitor Code for Jump

```
class monitor extends uvm monitor; // other code left off
 process m proc[$];
  function void phase ended (uvm phase phase);
    uvm phase jump phase = phase.get jump target();
    if (jump phase != null) begin
      foreach (m proc[i]) begin
        m proc[i].kill();
      end
      m proc.delete();
    end
  endfunction
  virtual task run phase (uvm phase phase);
    forever begin
      fork begin
        process p = process::self();
        m proc.push front(p);
        get packet();
        m proc.pop front();
      end join
    end
  endtask
endclass
```

Scoreboard Jump Code

```
class scoreboard#(type T=packet) extends uvm_scoreboard; // other code left off
   T expected_queue[$];
   function void phase_ended(uvm_phase phase);
     uvm_phase jump_phase = phase.get_jump_target();
     if (jump_phase != null) begin
         expected_queue.delete();
     end
   endfunction
   virtual function void write_before(T tr);
     expected_queue.push_back(tr);
   endfunction
endclass
```