


# **Edge Detector**

1.0

#### **Features**

Detects Rising Edge, Falling Edge, or Either Edge



## **General Description**

The Edge Detector component samples the connected signal and produces a pulse when the selected edge occurs.

#### When to Use an Edge Detector

Use the Edge Detector when a circuit needs to respond to a state change on a signal.

### **Input/Output Connections**

This section describes the various input and output connections for the Edge Detector.

#### d - Input

The signal connected to the d input is the signal that will be sampled for an edge.

### clock - Input


The clock input determines how often the **d** input will be sampled.

#### det - Output

The det output pulses high when an edge is detected on the **d** input.

### **Component Parameters**

Drag an Edge Detector onto your design and double-click it to open the **Configure** dialog.



The Edge Detector provides the following parameters.

### **EdgeType**

This parameter determines what type of edge to detect. The value must be **Rising Edge**, **Falling Edge**, or **Either Edge**. The default is **Rising Edge**.

### **Functional Description**

The Edge Detector stores the state of the signal at the last rising clock edge, and compares it to the current value of the signal. If the state change matches the edge type selected in the customizer, the **det** terminal will go high until the next rising clock edge. This means that the resulting pulse from an edge may be shorter than one clock cycle, but it will never be longer.

Figure 1. Rising Edge Schematic







Figure 1 displays a logical representation of the implementation for the **Rising Edge** configuration. Figure 2 provides a sample waveform to illustrate the functionality.

Figure 2. Rising Edge Waveform



As seen in Figure 2, the **det** output will go high as soon as a **rising** edge is detected on the **d** input. The **det** output is cleared on the next rising clock edge.

Figure 3. Falling Edge Schematic





Figure 3 displays a logical representation of the implementation for the **Falling Edge** configuration. Figure 4 provides a sample waveform to illustrate the functionality.

Figure 4. Falling Edge Waveform



As seen in Figure 4, the **det** output will go high as soon as a **falling** edge is detected on the **d** input. The **det** output is cleared on the next rising clock edge.

Figure 5. Either Edge Schematic





Figure 5 displays a logical representation of the implementation for the **Falling Edge** configuration. Figure 6 provides a sample waveform to illustrate the functionality.

Figure 6. Either Edge Waveform



As seen in Figure 6, the **det** output will go high as soon as **any** edge is detected on the **d** input. The **det** output is cleared on the next rising clock edge.

#### Resources

Configuration	Resource Type					
	Datapath Cells	Macrocells	Status Cells	Control Cells	DMA Channels	Interrupts
Edge Detector	_	1	-	_	_	-

### **MISRA** Compliance

This section describes the MISRA-C:2004 compliance and deviations for the component. There are two types of deviations defined: project deviations – deviations that are applicable for all PSoC Creator components and specific deviations – deviations that are applicable only for this component. This section provides information on component specific deviations. The project deviations are described in the MISRA Compliance section of the *System Reference Guide* along with information on the MISRA compliance verification environment.

The Edge Detector component does not have any C source code APIs.

### **Component Changes**

Version 1.0 is the first release of the Edge Detector Component.



Page 4 of 5 Document Number: 001-84890 Rev. \*B

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

