# Reset Testing Made Simple with UVM Phases

Brian Hunter Cavium





#### **Agenda**



- Why Test Resets?
- Typical Challenges
- Solution
- Types of Reset Testing
- Resetting Components
- Multi-Domain Resets
- Re-Randomizing on Reset
- Conclusions
- Q&A






 Power is gone, what's the problem? abc def data





We already do this in every simulation







We always reset our flops anyway

```
always @ (posedge clk or negedge rst n) begin
   if(~rst n) begin
       data a0 <= 'b0;
       data a1 <= 'b0;
       data a2 <= 'b0;
   end else begin
       data a0 <= data;</pre>
       data a1 <= data a0;</pre>
       data a2 <= data a1;</pre>
   end
end
                                                        inter
```

**O**CAVIUM



#### Why am I here listening to this guy?








But the times, they are a-changin'














Are you idle?







How could that happen?

```
always @ (posedge clk or negedge rst n) begin
   if(~rst n) begin
       data a0 <= 'b0;
       data a1 <= 'b0;
       data a2 <= 'b0;
   end else begin
       data a0 <= data;</pre>
       data a1 <= data a0;</pre>
       data a2 <= data a1;</pre>
       data a3 <= data a2;</pre>
   end
end
```

unter





- Memories don't clear on reset
- FIFOs are not flushed
- Previous data leaks out
- Statistics are not zeroed
- Soft Resets
- Networking link down/up scenarios
- Multi-Domain Resets
- Your Scenario Goes Here



#### **Agenda**




- Why Test Resets?
- Typical Challenges
- Solution
- Types of Reset Testing
- Resetting Components
- Multi-Domain Resets
- Re-Randomizing on Reset
- Conclusions
- Q&A



# **Typical Challenges**








## **Typical Challenges**







## **Typical Challenges**



- Global notification of reset
  - global variables are generally bad practice
  - tlm analysis ports would go all over the place
- Kill sequences
- Kill threads
- Work for VIP, too?






Phase Jumps to the Rescue!



#### Phase Jumps



Phases are a major piece of UVM






#### **Phase Jumps**



 UVM also has a lesser-known feature called phase jumping





#### **Agenda**




- Why Test Resets?
- Typical Challenges
- Solution
- Types of Reset Testing
- Resetting Components
- Multi-Domain Resets
- Re-Randomizing on Reset
- Conclusions
- Q&A





Idle Reset Testing








```
class idle reset test c extends basic test c;
   `uvm component utils(idle reset test c)
   int run count; // The number of times the test should run
   function new(string name="idle reset",
                uvm component parent=null);
      super.new(name, parent);
   endfunction : new
  virtual function void phase ready to end(uvm phase phase);
      super.phase ready to end(phase);
      if(phase.get imp() == uvm shutdown phase::get()) begin
         if(run count == 0) begin
            phase.jump(uvm pre reset phase::get());
            run count++;
         end
      end
   endfunction : phase ready to end
endclass : idle reset test c
```





Active Reset Testing








```
virtual task main phase(uvm phase phase);
   fork
      super.main phase(phase);
   join none
   if (hit reset) begin
      phase.raise objection(this);
      std::randomize(reset delay ns) with {
         reset delay ns inside {[1000:4000]};
      };
      #(reset delay ns * 1ns);
      phase.drop objection(this);
      phase.get objection().set report severity id override(
         UVM WARNING, "OBJTN CLEAR", UVM INFO);
      phase.jump(uvm pre reset phase::get());
      hit reset = 0;
   end
endtask : main phase
```






Soft Reset Testing








Soft Reset Testing







• Link-Down, Link-Up






#### **Agenda**



- Why Test Resets?
- Typical Challenges
- Solution
- Types of Reset Testing
- Resetting Components
- Multi-Domain Resets
- Re-Randomizing on Reset
- Conclusions
- Q&A











```
class rst drv c extends uvm driver;
   `uvm component utils begin(rst drv c)
      `uvm field string(intf name, UVM DEFAULT)
      `uvm field int(reset time ps, UVM DEFAULT)
   `uvm component utils_end
  // var: rst vi
  // Reset virtual interface
  virtual rst intf rst vi;
   // var: intf name
   string intf name = "rst i";
  virtual function void build phase (uvm phase phase);
      super.build phase(phase);
      // get the interface
      uvm resource db#(virtual rst intf)::read by name("rst intf",
                                           intf name, rst vi)
   endfunction : build phase
```






```
// var: reset time ps
   // The length of time, in ps, that reset will stay active
   rand int reset time ps;
   // Base constraints
   constraint rst cnstr { reset time ps inside {[1:1000000]}; }
  virtual task reset phase(uvm phase phase);
      phase.raise objection(this);
      rst vi.rst n <= 0;
      #(reset time ps * 1ps);
      rst vi.rst n <= 1;
      phase.drop objection(this);
   endtask : reset phase
endclass : rst drv c
```












```
class mon c extends uvm monitor;
   `uvm_component_utils(mon_c)
   . . .
  virtual task run phase(uvm phase phase);
      forever begin
         @ (posedge my vi.rst n);
         fork
            monitor items();
         join none
         @ (negedge my vi.rst n);
         disable fork;
         cleanup();
      end
   endtask : run phase
endclass : mon c
```





```
class drv c extends uvm driver;
   `uvm component utils(drv c)
   event reset driver;
   . . .
  virtual task run phase(uvm phase phase);
      forever begin
         @ (posedge my vi.rst n);
         fork
            drive items();
         join none
         @(reset driver);
         disable fork;
         cleanup();
      end
   endtask : run phase
endclass : mon c
```









```
class agent_c extends uvm_agent;
   `uvm_component_utils(agent_c)
   sqr_c sqr;
   drvc drv;
   ...
   virtual task pre_reset_phase(uvm_phase phase);
    if(sqr && drv) begin
        sqr.stop_sequences();
        ->drv.reset_driver;
    end
   endtask : pre_reset_phase
endclass : agent_c
```





- Scoreboards and Predictors are also components
- Simply erase the contents of expected queues upon detecting resets

```
class sb_c extends uvm_scoreboard;
    `uvm_component_utils(sb_c)

// expected packets
    pkt_c exp_pkts[$];

// clear expected upon reset
    virtual task pre_reset_phase(uvm_phase phase);
        exp_pkts.delete();
    endtask : pre_reset_phase
endclass : sb_c
```



## **Resetting Components**




- Some predictions can be very difficult
  - In one simulation, no packets come out after resets
  - In another simulation, the first expected packet happens to come out on the same cycle as the pre\_reset phase
- All tests must be self-checking. All tests must pass.
- Try a ternary scoreboard
- Mark traffic as unpredictable



# **Resetting Components**







## **Resetting Components**



```
class sb c extends uvm scoreboard;
   `uvm component utils(sb c)
  uvm analysis imp rcvd pkt #(pkt c, sb c) rcvd pkt imp;
  pkt c exp pkts[$];
  // mark all outstanding packets as unpredictable
  virtual task pre reset phase(uvm phase phase);
      foreach(exp pkts[num])
         exp pkts[num].unpredictable = 1;
   endfunction : write soft reset
   function void write rcvd pkt(pkt c pkt);
     pkt c exp pkt = exp pkts.pop front();
      // unpredictable packets are ignored
      if(exp pkt.unpredictable)
         return:
      else if(exp pkt.compare( pkt) == 0)
            `uvm error(get full name(), "Packet Miscompare.")
   endfunction : write rcvd_pkt
endclass : sb c
```


### **Agenda**



- Why Test Resets?
- Typical Challenges
- Solution
- Types of Reset Testing
- Resetting Components
- Multi-Domain Resets
- Re-Randomizing on Reset
- Conclusions
- Q&A

























```
virtual task main phase(uvm phase phase);
      fork
         super.main phase(phase);
      join none
      if(run count == 0) begin
         phase.raise objection(this);
         randomize();
         #(reset delay ns * 1ns);
         phase.drop_objection(this);
         p domain.jump(uvm pre reset phase::get());
         run count++;
         // tell scoreboard that a reset occurred
         -> scoreboard.p domain reset;
      end
   endtask : main phase
```



## **Agenda**



- Why Test Resets?
- Typical Challenges
- Solution
- Types of Reset Testing
- Resetting Components
- Multi-Domain Resets
- Re-Randomizing on Reset
- Conclusions
- Q&A





```
class cfg c extends uvm object;
   // The number of transactions to send
   rand int num trans;
   // All of the configuration space registers can be randomized
   rand reg block c config space;
   // how fast is your clock?
   rand int period ps;
   // Run in PCI, PCI/X, or PCI Express modes
   rand pci mode e pci mode;
   // The number of PCI agents to create
   rand num pci agents;
endclass : cfg c
```





```
class cfg c extends uvm object;
   // The number of transactions to send
   rand int num trans;
                                    registers can be randomized
  // All of the configuration space
                                     device_id = 0x18770020
   rand reg block c config space;
  // how fast is your clock?
   rand int period ps;
                                     640
  // Run in PCI, PCI/X, or PCI Express modes
  rand pci mode e pci mode;
  // The number of PCI agents to create
   rand num pci agents;
endclass : cfg c
```





```
class cfg c extends uvm object;
   // The number of transactions to send
   rand int num trans;
                                     registers can be randomized
  // All of the configuration space
                                     device_id = 0x18972028
   rand reg block c config space;
  // how fast is your clock?
   rand int period ps;
  // Run in PCI, PCI/X, or PCI Express modes
  rand pci mode e pci mode;
  // The number of PCI agents to create
   rand num pci agents;
endclass : cfg c
```





```
class cfg c extends uvm object;
  // The number of transactions to send
  rand int num trans;
  // All of the configuration space
                                    registers can be randomized
                                    device_id = 0x14972048
  rand reg block c config space;
  // how fast is your clock?
  rand int period ps;
                                    490
  // Run in PCI, PCI/X, or PCI
                                 Structural Variable
  rand pci mode e pci mode;
  // The number of PCI agents
                                 Structural Variable
  rand num pci agents;
endclass : cfg c
```





```
class cfg c extends uvm object;
   // The number of transactions to send
   rand int num trans;
   // All of the configuration space registers can be randomized
   rand reg block c config space;
     // Ensure that structural variables are only randomized once
     function void post_randomize();
        pci mode.rand mode(0);
        num pci agents.rand_mode(0);
     endfunction : post randomize
   // The number of PCI agents to create
   rand num pci agents;
endclass : cfg c
```





```
class active_reset_test_c extends base test c;
   rand cfg c cfg;
  virtual task pre reset phase(uvm phase phase);
      randomize();
   endtask : pre reset phase
  virtual task main phase(uvm phase phase);
      fork
         super.main phase(phase);
      join none
      if (hit reset) begin
         phase.raise objection(this);
         std::randomize(reset delay ns) with {
            reset delay ns inside {[1000:4000]};
         };
         #(reset delay ns * 1ns);
```



#### **Conclusions**



- Functional reset testing is getting more important
- Reset testing used to be very complicated
- UVMs phases and phase jumping make these tests easy-peasy
- Some *minor* component changes need to be made
- If you avoid the use of structural variables, you can re-randomize everything all in one simulation!



# Q&A





