Agenda: Day 3



9 **UVM Advanced Sequence/Sequencer** 10 **UVM Phasing and Objections** 11 **UVM Register Abstraction Layer (RAL)** 12 **Summary**

Unit Objectives

After completing this unit, you should be able to:

- Create ralf file to represent DUT registers
- Use ralgen to create UVM register classes
- Use UVM register in sequences
- Implement adapter to pass UVM register content to drivers
- Run built-in UVM register tests

Register & Memories

- Every DUT has them
- First to be verified
 - Reset value
 - Bit(s) behavior
- High maintenance
 - Modify tests
 - Modify firmware model


3

Registers

3.1 MODER (Mode Register)

Bit #	Access	Description
31- 17		Reserved
16	RW	RECSMALL – Receive Small Packets
		0 = Packets smaller than MINFL are ignored.
		1 = Packets smaller than MINFL are accepted.
15	RW	PAD – Padding enabled
		0 = Do not add pads to short frames.
		1 = Add pads to short frames (until the minimum frame length is equal to MINFL).
14	RW	HUGEN – Huge Packets Enable
		0 = The maximum frame length is MAXFL. All additional bytes are discarded.
		1 = Frames up 64 KB are transmitted.
13	RW	CRCEN - CRC Enable
		0 = Tx MAC does not append the CRC (passed frames already contain the CRC.
		1 = Tx MAC appends the CRC to every frame.
12	RW	DLYCRCEN – Delayed CRC Enabled
		0 = Normal operation (CRC calculation starts immediately after the SFD).

Testbench without UVM Register Abstraction



```
class host_sequence extends uvm_sequence #(host_data); ...;
virtual task body();


`uvm_do_with(req, {addr=='h100; data=='1; kind==UVM_WRITE;});

`uvm_do_with(req, {addr=='h1025; kind==UVM_READ;}); ...;
endtask
endclass

Address hardcoded!
Field name unknown!
Status of execution unknown!
```


Front door access only!

Testbench with UVM Register Abstraction




UVM Register Abstraction

- Abstracts reading/writing to configuration fields and memories
- Supports both front door and back door access
- Mirrors register data
- Built-in functional coverage
- Hierarchical model for ease of reuse
- Pre-defined tests exercise registers and memories




Implement UVM Register Abstraction

- Step 1: Verify frontdoor without UVM register abstraction
- Step 2: Describe register fields in .ralf file
- Step 3: Use ralgen to create UVM register abstraction
- Step 4: Create UVM register abstraction adapter
- Step 5: Add UVM register abstraction in environment
- Step 6: Write and run UVM register abstraction sequence
- Optional: Implement mirror predictor



Example Specification



HOST_ID Register		
Field	CHIP	REV
Bits	15-8	7-0
Mode	ro	ro
Reset	0x5A	0x03

LOCK Register		
Field	LOCK	
Bits	15-0	
Mode	w1c	
Reset	0xffff	

R_ARRAY[256] Registers		
Field	H_REG	
Bits	15-0	
Mode	rw	
Reset	0x0000	


Register XXX	

Register YYY

RAM (4K)	
Bits	15-0
Mode	rw


VREG[16]	
Bits	15-0

Step 1: Create Host Data & Driver



Step 1: Create Host Sequence

Implement host sequence



```
class host_bfm_sequence extends uvm_sequence #(host_data);
  // utils macro, constructor, pre/post_start not shown
  task body();
    `uvm_do_with(req, {addr=='h000; kind==UVM_READ;});
    `uvm_do_with(req, {addr=='h100; data=='1; kind==UVM_WRITE;});
    `uvm_do_with(req, {addr=='h1025; kind==UVM_READ;});
    endtask
endclass
```

Sequence hardcodes register addresses Access DUT through front door

Verify Frontdoor Host is Working

- Follow UVM guideline and complete test structure
- Then, compile and run simulation

```
class host_agent extends uvm_agent; // support code not shown
  typedef uvm_sequencer # (host_data) host_sequencer;
  host_driver drv; host_monitor mon; host_sequencer sqr;
endclass
```

```
class host env extends uvm env; // other support code not shown
 host agent h agt;
 function void build phase (uvm phase phase);
  // super.build_phase and construction of components not shown
  uvm config db#(uvm object wrapper)::set(this, "h agt.configure phase",
                   "default sequence", host bfm sequence::get type());
 endfunction
endclass
class test base extends uvm test; // other support code not shown
 host env h env; function void build phase (uvm phase phase);
  // super.build_phase and construction of components not shown
   uvm config db#(virtual host io)::set(this, "h env.h agt", "vif",
                                               router test top.host io);
 endfunction
endclass
```

Step 2: Create .ralf File Based on Spec

```
HOST_ID Register
register HOST ID {
                           regfile REG FILE {
                                                                    Field
                                                                            CHIP ID
                                                                                       REV ID
  field REV ID {
                              register XXX (xxx) @'h0 {...}
                                                                    Bits
                                                                              15-8
                              register YYY (yyy) @'h1 {...}
     bits
              8:
                                                                    Mode
                                                                               ro
     access ro;
                           }
     reset 'h03;
                                                                    Reset
                                                                             0x5A
                                                                                        0x03
                                              RTL register name
                                                                           LOCK Register
                           memory RAM {
  field CHIP ID {
                                                                    Field
                                                                                  LOCK
                              size
                                       4k;
     bits
              8;
                                                                                   15-0
                                                                    Bits
                                       16;
                             bits
     access ro;
                                                                    Mode
                                                                                   w<sub>1c</sub>
     reset
              'h5A;
                              access rw;
                                                                    Reset
                                                                                   0xffff
} }
                           }
                                                                        R_ARRAY[256] Registers
                                                                    Field
                                                                                  H REG
register LOCK {
                                                                    Bits
                                                                                   15-0
  field LOCK {
                           register
                                                                    Mode
                                                                                    rw
     bits 16;
                                                                                  0x0000
                                                                   Reset
                                         field
                              field
     access w1c;
                                                       memory
                                                                            Register XXX
     reset 'hffff;
                           regfile/register array
} }
                                                                            Register YYY
                                                       virtual register
                                 register
                                                                              RAM (4K)
register R ARRAY {
                                                       virtual register
                                                                    Bits
                                                                                   15-0
                                                      virtual register
  field H REG {
                                                                    Mode
                                                                                    rw
                           register array
     bits 16;
     access rw;
                                                                              VREG[16]
                             virtual register
     reset 'h0000;
                                                                    Bits
                                                                                   15-0
} }
```

7-0

ro

Step 2: Create .ralf File Based on Spec

ralf block emulates RTL block module level. Specifies all content of block

```
Address
                           Register name in block
                                                             Address Map
block host regmodel {
                                                             HOST ID
                                                                         0x0000
  bytes 2;
                                                             LOCK
                                                                         0x0100
                            (chip id)
                                               @'h0000;
  register HOST ID
                                                             R ARRAY
  register LOCK
                            (lock)
                                           @'h0100;
                                                                         0x1000-0x10FF
  register R ARRAY[256] (host reg[%d]) @'h1000;
                                                             XXX
                                                                         0x3000
                            (subblk.nested) @'h2000;
  register nested
                                                             YYY
                                                                         0x3001
  regfile REG FILE
                                               @'h3000;
                                                             RAM
                                                                         0x4000-0x4FFF
                                               @'h4000;
            RAM
                             (ram)
  memory
                                                             VREG
                                                                         0x4FF0-0x4FFF
  virtual register VREG[16]
                                 RAM @ 'hOFFO {
    field VREG { bits 16; access rw; }
                                                      system
            Module instance name in DUT
                                                       block
                                            Offset
system dut regmodel {
                                                        register
                                                                         memory
  bytes 2;
                                                         field
                                                                field
  block host regmodel
                                (host)
                                         @'h0000;
  block other regmodel
                                (other)
                                         @'h8000;
                                                                          virtual register
                                                        regfile/array
                                                                          virtual register
                                                                          virtual register
    .ralf system emulates upper layer module
                                                           register
      which instantiates the block module
```

Field

Contains Bits, Access, Reset, Constraints and Coverage

```
field field name {
 bits n;
  access rw|ro|wo|w1|w0c|w1c|rc|...;
  reset value;
  [constraint name { <expressions> }]
  [enum { < name [=val], > }]
  [cover <+|-b|f>]
  [coverpoint {<bins name[[[n]]] = {<n|[n:n],>} | default>}]
                                  system
                                   block
            field REV {
                                    register
                                                  memory
              bits 8;
                                     field
                                           field
              access ro;
              reset 'h03;
                                    regfile
```

UVM Register Abstraction: Field

RAL field can have any of the following specifications

bits	Number of bits in the field
access	See next slide
reset	Specify the hard reset value for the field
constraint	Constraint to be used when randomizing field
enum	Define symbolic name for field values
cover	Specifies bits in fields are to be included (+b) in or excluded (-b) from the register-bit coverage model. Specifies coverpoint is a goal (+f). If not (-f) coverpoint weight will be zero.
coverpoint	Explicitly specifies the bins in coverpoint for this field

Field Access Types

RW	read-write	
RO	read-only	
WO	write-only; read error	
W1	write-once	
WO1	write-once; read error	
W0C/S/T	write a 0 to bitwise-clear/set/toggle matching bits	
W1C/S/T	write a 1 to bitwise-clear/set/toggle matching bits	
RC/S	read clear /set all bits	
WC/S	write clear /set all bits	
WOC/S	write-only clear/set matching bits; read error	
WRC/S	read clear/set all bits	
WSRC [WCRS]	write sets all bits; read clears all bits [inverse]	
W1SRC [W1CRS]	write one set matching bits; read clears all bits [inverse]	
W0SRC [W0CRS]	write zero set matching bits; read clears all bits [inverse]	
NOACCESS	no effect for write and read	

Register

Contains fields

```
register reg name {
  field name[=rename] [[n]] [@bit_offset[+incr]];
  field name[[n]] [(hdl path)] [@bit offset] {cproperties>}
  [bytes n;]
  [left to right;]
  [<constraint name {<expression>}>]
  [shared [(hdl path)];]
  [cover <+|-a|b|f>]
  [cross <cross_item1> ... <cross_itemN>][{label <cross label name>}]
    register HOST ID {
                                     system
      field REV ID;
                                       block
      field CHIP ID;
                                        register
                                                      memory
          register LOCK {
                                        field | field
            bytes 2;
            field LOCK {
                                        regfile
              access w1c;
              reset 'hffff;
                                          register
          } }
```

UVM Register Abstraction: Register

RAL registers can have any of the following specifications

bytes	Number of bytes in the register
left_to_right	If specified, fields are concatenated starting from the most significant side of the register but justified to the least-significant side
[n]	Array of fields
bit_offset	Bit offset from the least-significant bit
incr	Array offset bit increment
hdl_path	Specify the module instance containing the register (backdoor access)
shared	All blocks instancing this register share the space
cover	Specifies if address of register should be excluded (-a) from the block's address map coverage model.
cross	Specifies cross coverage of two or more fields of coverpoints. The cross coverage can have a label.

Register File

Contains register(s)

```
regfile regfile name {
  register name[=rename][[n]][(hdl path)][@offset];
  register name[[n]] [(hdl path)] [@offset] {cproperty>}
  [<constraint name {<expression>}>]
  [shared [(hdl path)];]
  [cover <+|-a|b|f>]
                                      system
   regfile REG FILE {
                                       block
     register XXX (xxx) @'h0 {
       field xxx {
                                        register
                                                      memory
         bits 16;
                                         field field
         access rw;
         reset 'h0000;
                                        regfile
     } }
                                         register
     register YYY (yyy) @'h1 {
       . . . ;
   } }
```

Memory

Leaf level definition

```
memory RAM {
      memory mem name {
                                                        size 4k;
        size m[k|M|G];
                                                       bits 16;
        bits n;
                                                        access rw;
        access rw ro;
        [addr|literal[++|--];]
        [shared [(hdl path)];]
                                            svstem
      virtual register reg name {
                                             block
        field field name {
                                               memory
                                                          register
          bits n; access rw|ro;
                                                          regfile

    Emulated registers in memory

                                                          register
virtual register VREG[16] RAM @'h0FF0 {
  field VREG { bits 16; access rw; }
}
                          register array
                            virtual register
                                                                11-20
```

Blocks

- Defines content of block layer module
- Can contain domains that define multiple interfaces accessing the same register (minimum of two if specified)
- Can be instantiated in system system block block blk name { register memory cproperty> field field regfile block blk name { register domain PCI { cproperty> **Register model** domain AMBA cproperty> uvm rea **PCI AMBA Adapter Adapter**


UVM Register Abstraction: Block

Contains register or memory elements of module

```
block blk name {
 bytes n;
 [endian no|little|big|fifo ls|fifo ms;]
 [<register name[=rename] [[n]][(hdl_path)] [@offset];>]
 [<regfile name[=rename] [[n]] [(hdl path)] [@offset] [+incr];>]
 [<memory name[=rename] [(hdl path)] [@offset];>]
 [<memory name [(hdl path)] [@offset] {<pre>cproperty>}>]
 [<constraint name {<expression>}>]
                                    Must add index
       block host regmodel {
         bytes 2;
                      Signal name in module
                                       @'h0000;
         register HOST ID
         register LOCK (lock)
                                       @'h0100;
        >register R ARRAY[256] (host reg[%d]) @'h1000;
Register array
         regfile REG FILE
                                       @'h3000;
         memory RAM
                                       @'h4000;
                     (ram)
         field VREG { bits 16; access rw; }
```

Top Level or subsystem

 Can contain domains that define multiple interfaces accessing the same register (minimum of two if specified)



UVM Register Abstraction: System

Top Level or subsystem

Contains other systems or blocks

```
system sys_name {
bytes n;
endian no|little|big|fifo_ls|fifo_ms;]
[<block name[[.domain]=rename][[n]][(hdl_path)]@offset[+incr];>]
[<block name[[n]] [(hdl_path)] @offset [+incr] {<pre>property>}>]
[<system name[[.domain]=rename][[n]][(hdl_path)]@offset[+incr];>]
[<system name[[n]][(hdl_path)] @offset [+incr] {<pre>property>}]
[<constraint name {<expression>}>]
}
```

```
system dut_regmodel {
   bytes 2;
   block host_regmodel=HOSTO (blk0) @'h00000;
   block host_regmodel=HOST1 (blk1) @'h8000;
}
```

Step 3: Create UVM Register Abstraction Model


ralgen -uvm -t dut_regmodel host.ralf

```
// host.ralf
register HOST ID {
  field REV ID {...}
  field CHIP ID {...}
register LOCK {
  field LOCK {...}
register R ARRAY {
  field H REG {...}
regfile REG FILE {...}
memory RAM {...}
block host regmodel {...}
system dut regmodel {...}
```

```
// ral dut regmodel.sv
                                          UVM
class ral reg HOST ID extends uvm reg;
 uvm reg field REV ID;
                                           RAL
 uvm reg field CHIP ID;
                                         Classes
endclass : ral reg HOST ID
class ral reg LOCK extends uvm reg;
class ral reg R ARRAY extends uvm reg;
class ral regfile REG FILE extends uvm regfile;
class ral mem RAM extends uvm mem;
class ral block host regmodel extends uvm reg block;
  rand ral reg HOST ID HOST ID;
  rand ral reg LOCK
                           LOCK;
 rand ral reg R ARRAY R ARRAY[256];
  rand ral regfile REG FILE REG FILE;
  rand ral mem RAM
                   RAM;
endclass : ral block host regmodel
class ral sys dut regmodel extends uvm reg block;
  rand ral block host regmodel HOSTO;
  rand ral block host regmodel HOST1;
endclass : ral sys dut regmodel
```

Step 4: Create UVM Register Adapter

Environment needs adapters to convert UVM register data to bus transactions for each




11-26

Sequencer Adapter Class (1/2)


UVM abstracted registers need to be translated to what the driver can understand (reg2bus)

```
class reg_adapter extends uvm_reg_adapter;
virtual function uvm_sequence_item reg2bus(const ref uvm_reg_bus_op rw);
host_data tr;
tr = host_data::type_id::create("tr");
tr.addr = rw.addr;
tr.data = rw.data;
tr.kind = rw.kind;
return tr;
endfunction
// Continued on next slide
```



Sequencer Adapter Class (2/2)

bus2reg translates bus transaction back to RAL



Optional Feature in Adapter Class

- There is an optional field in the access methods (write, read, peak, poke) called extension
 - Can be used to add additional information for populating the transaction to be passed on to the driver

```
task write(..., input uvm object extension = null, ...)
```

```
Example: typedef enum { by_byte, by_word } host_access_t;
           class host ext extends uvm object; // code left off
             rand host access t access mode;
             constraint mode { soft access mode == by word; }
           endclass
```

```
task ral sequence::body(); host ext ext = new();
  ext.randomize() with { access mode == by byte; };
  regmodel.R0.write(status, data, .parent(this), .extension(ext));
endtask
```

```
function uvm sequence item ral adapter::reg2bus(...); ...//
 host ext extension = host ext'(get item().extension);
 if (extension != null)
   host data.access mode = extension.access mode;
endfunction
```


Step 5: Instantiating UVM Register Model

Allow register model to be self constructed or passed in via configuration database

```
class host env extends uvm env; // Other code not shown
 host agent
                           h agt;
 ral block host regmodel regmodel;
 virtual function void build phase (uvm phase phase); // Code simplified
  uvm config db#(ral block host regmodel)::get(this, "",
                                                  "reamodel", reamodel));
  if (regmodel == null) begin
   regmodel = ral block host regmodel::type id::create("regmodel", this);
   regmodel.build();
                                  Create UVM register
   reqmodel.lock model();
                                                       Pass register model
                                    hierarchy. Not
                                                          to agent for
                                    build_phase()!
     Lock register hierarchy
                                                       sequence to pick up
    and create address map
   uvm config db#(ral block host regmodel)::set(this, "h agt",
                                                "regmodel", regmodel);
  end
 endfunction: build phase // Continued on next slide
```

Tie Sequencer Adapter to Register Map

Register each sequencer with the associated adapter in the UVM register model



- A map within a register model represents an interface
 - Registers with only one interface uses default_map
 - Registers with multiple interfaces use map names specified by user (domain name in ralgen)
 11-31

UVM Register Abstraction Sequence

```
class bfm sequence extends uvm sequence # (host data);
    // other code not shown
    virtual task body();
       `uvm do with(req, {addr=='h0; kind==UMV READ;});
       `uvm do with(req, {addr=='h4009; data=='1; kind==UVM WRITE;});
    endtask
                                Becomes
  endclass
class ral sequence extends uvm reg sequence #(uvm sequence#(host data));
  ral block host regmodel regmodel; // other code not shown
  virtual task pre start();
    super.pre start();
    uvm config db#(ral block host regmodel)::get(
            get sequencer().get parent(), "", "regmodel", regmodel))
                                    Retrieve regmodel from database via agent
  endtask
  virtual task body(); uvm status e status; uvm reg data t data;
    regmodel.HOST ID.read(status, data, .parent(this)); // can specify .path
    regmodel.RAM.write(status, 9, '1, .parent(this));
                                                           // defaults to frontdoor
  endtask
                                                           // if not specified
endclass
            Abstracted and self-documenting code
```

Run RAL Sequence Implicitly or Explicitly

```
class test_ral_explicit extends test_ral_base; // Support code not shown
  // Not shown-in start_of_simulation_phase:set default_sequence to null
  virtual task configure_phase(uvm_phase phase);
    host_ral_sequence h_seq; super.configure_phase(phase);
    phase.raise_objection(this);
    h_seq = host_ral_sequence::type_id::create("h_seq", this);
    h_seq.start(env.h_agt.sqr);
    phase.drop_objection(this);
    endtask
endclass
Or, execute RAL sequence explicitly
```

Optional: Backdoor Access

- Two ways to generate the backdoor access:
 - Via SystemVerilog Cross Module Reference (XMR)
 - Via SystemVerilog DPI call
- Both implementations allow register model to be part of SystemVerilog package
- XMR implementation is faster, but requires user to compile one additional file and at compile-time provide top level path to DUT
- DPI implementation is slower, but no additional file is needed and top level path to DUT can be provided at run-time via user implemented configuration settings

ralgen XMR Backdoor Access (1/3)

-b -gen_vif_bkdr option generates an interface accessing register via Verilog XMR

```
// host.ralf
    register HOST ID (host id) @'h0000;
  ralgen -b -gen_vif_bkdr -uvm -t dut regmodel host.ralf
// ral host regmodel intf.sv
                                          Self stored into database
interface ral host regmodel intf;
                                            (VCS only – see note)
  // other code not shown
  initial
    uvm_resource_db#(virtual ral host regmodel intf)::set("*",
                        "uvm reg bkdr if", interface::self());
  task ral host regmodel HOST ID bkdr read (uvm reg item rw);
    rw.value[0] = `HOST REGMODEL TOP PATH.host id;
  endtask
endinterface
              Access method uses XMR
                                          Interface must be compiled
vcs ral host regmodel intf.sv \
    +define+HOST REGMODEL TOP PATH=router_test_top.dut ...
```

XMR path from harness to DUT <u>must</u> be specified

ralgen XMR Backdoor Access (2/3)

Generated backdoor class uses interface in to access registers

Backdoor access class is generated by ralgen

```
// ral_dut regmodel.sv
class ral reg host regmodel HOST ID bkdr extends uvm_reg_backdoor;
 // other code not shown
virtual ral_host_regmodel_intf __reg_vif; <</pre>
                                                  XMR encapsulated in
                                                  package-able interface
 function new(string name);
  super.new(name);
  uvm resource db#(virtual ral host regmodel intf)::read by name(get full name(),
                                          "uvm reg bkdr if", reg vif);
 endfunction
                                           Interface retrieved via resource
 virtual task read(uvm reg item rw);
                                                database (see note)
  do pre read(rw);
    reg vif.ral host regmodel HOST ID bkdr read(rw);
  rw.status = UVM IS OK;
  do post read(rw);
                             Register access method make
 endtask
endclass
                            use of interface access method
```

ralgen XMR Backdoor Access (3/3)

XMR access method flow:

```
regmodel.HOST ID.read(status, data, UVM BACKDOOR, .parent(this));
task uvm req::read(...);
  XreadX(status, value, path, map, parent, prior, extension, fname, lineno);
endtask: read task uvm_reg::XreadX(...); ...
               do read(rw);
               endtask
 task uvm reg::do read(uvm reg item rw);
   case (rw.path)
                                                     Uses backdoor class
     UVM BACKDOOR: begin
                                                     generated by ralgen
       uvm reg backdoor bkdr = get backdoor();
       if (bkdr != null) bkdr.read(rw); _
       else backdoor read(rw);
 endtask
     task ral reg host regmodel HOST ID bkdr::read(uvm reg item rw);
       do pre read(rw);
         reg vif.ral host regmodel HOST ID bkdr read(rw);
       rw.status = UVM IS OK;
                                 Uses XMR built-in to ralgen
       do post read(rw);
     endtask
                                     generated interface
```

ralgen DPI Backdoor Access (1/2)

No additional switch on the ralgen or vcs command

```
// host.ralf
...
register HOST_ID (host_id) @'h0000;

ralgen -uvm -t dut_regmodel host.ralf
```

- No specialized backdoor interface generated
- Need to add top level path at run-time via database:

ralgen DPI Backdoor Access (2/2)

DPI access flow

```
regmodel.HOST ID.read(status, data, UVM BACKDOOR, .parent(this));
task uvm reg::read(...);
  XreadX(status, value, path, map, parent, prior, extension, fname, lineno);
endtask: read task uvm_reg::XreadX(...);
                 do read(rw);
               endtask task uvm reg::do_read(uvm_reg_item rw);
                          case (rw.path)
                            UVM BACKDOOR: begin
                              uvm req backdoor bkdr = get backdoor();
                             >if (bkdr != null) bkdr.read(rw);
   No backdoor class exists
                              else backdoor read(rw);
                                                   Uses base class access
                        endtask
task uvm reg::backdoor read (uvm reg item rw);
                                                          method
  rw.status = backdoor read func(rw);
endtask
         function uvm status e uvm req::backdoor read func(...);
           bit ok=1;
           ok &= uvm hdl read(hdl concat.slices.path, val);
         end
                  Uses built-in UVM DPI access
```

UVM Register Test Sequences

- Some of test sequences depend on mirror to be updated when backdoor is used to access DUT registers
 - You need to call set_auto_predict() in test or implement uvm_reg_predictor

Sequence Name	Description
uvm_reg_hw_reset_seq	Test the hard reset values of register
uvm_reg_bit_bash_seq	Bit bash all bits of registers
uvm_reg_access_seq	Verify accessibility of all registers
uvm_mem_walk_seq	Verify memory with walking ones algorithm
uvm_mem_access_seq	Verify access by using front and back door
uvm_reg_mem_built_in_seq	Run all reg and memory tests
uvm_reg_mem_hdl_paths_seq	Verify hdl_path for reg and memory
uvm_reg_mem_shared_access_seq	Verify accessibility of shared reg and memory

Execute RAL Test Sequence


Make sure RAL model is set to the correct prediction mode

```
class test ral extends test base; // support code left off
  // code identical to auto predict test is left off
 virtual task run phase (uvm phase phase);
    phase.raise objection(this, "Starting reset tests");
    rst seq = virtual reset sequence::type id::create("rst seq", this);
    rst seq.start(env.v reset sqr);
    clp.get arg value("+seq=", seq name);
   $cast(selftest seq, uvm factory::get().create object by name(seq name));
    env.regmodel.default map.set auto predict(1);
                                            0 - Manual
                                             prediction
    selftest seq.model = env.regmodel;
                                            1 – Auto prediction
    selftest seq.start(env.h agt.sqr);
   phase.drop_objection(this, "Done with register tests");
  endtask
endclass
                                         Select sequence at run-time
```

simv +UVM_TESTNAME=test_ral +seq=uvm_reg_hw_reset_seq

Enabling Auto Mirror Prediction

- To enable automatic mirror update when registers are written and read: call set auto predict(1)
 - Advantage:
 - Simple: Read, write method calls automatically updates mirror. No other user code required.
 - Drawbacks:
 - ◆ Timing of FRONTDOOR update is not cycle accurate
 - Changes internal to DUT is not reflected in mirror
 - Not a good choice if mirror value is needed in user tests




11-42

Manual (Explicit) Mirror Prediction

Mirror updates when monitor observe register changes

- Advantage:
 - Mirror is updated based on observation of bus protocol
 - Changes internal to DUT can be monitor and reflected in mirror
 - Correct choice if mirror value is needed in user tests
- Drawbacks:
 - More complex to set up. Requires a monitor.



Connecting Explicit Mirror Predictor

```
class host env extends uvm env; // Other support code not shown
  typedef uvm reg predictor #(host_data) hreg_predictor;
  hreg predictor hreg predict;
  virtual function void build phase (uvm phase phase); // Other code
    hreg predict = hreg predictor::type id::create("hreg predict", this);
  endfunction
  virtual function void connect phase (uvm phase phase); // Other code
    hreq predict.map = regmodel.get default map();
    hreg predict.adapter = adapter;
                                                     Disable auto predict
    regmodel.default map.set auto predict(0); <
    h agt.analysis port.connect(hreg predict.bus in);
  endfunction
endclass
                                            Register model
                   sequence
                                                              mirror
                                               uvm reg
                    body()
                                                             mirrored
                                               predict()
                               default_map reg2bus
                                Adapter
                                            uvm_reg_predictor
                                                 map
                              - monitor
    Complexity
                                                adapter
                   device
    is in monitor
                    drivers
                               run_phase
                                                write()
```

Unit Objectives Review

Having completed this unit, you should be able to:

- Create ralf file to represent DUT registers
- Use ralgen to create UVM register classes
- Use UVM register in sequences
- Implement adapter to pass UVM register content to drivers
- Run built-in UVM register tests

Appendix

UVM Register Modes

ralgen Options

UVM Register Class Tree

UVM Register/Memory Class Members

UVM Register Callbacks

Changing Address Offsets of a Domain


Detailing RAL Register Access

UVM Register Modes

UVM Register Modes


- Frontdoor read/write
- Backdoor read/write/peek/poke
- Mirror set/get/update

Memory is not mirrored




Register Frontdoor Write

- model.r0.write(status, value, [UVM_FRONTDOOR], .parent(this));
- write_reg(model.r0, status, value, [UVM_FRONTDOOR]);
 - Sequence sets uvm_reg with value
 - uvm_reg content is translated into bus transaction
 - Driver gets bus transaction and writes DUT register
 - Mirror is updated either implicitly or explicitly



Register Frontdoor Read


- model.r0.read(status, value, [UVM_FRONTDOOR], .parent(this));
- read_reg(model.r0, status, value, [UVM_FRONTDOOR]);
 - Sequence executes uvm_reg READ
 - uvm_reg READ is translated into bus transaction
 - Driver gets bus transaction and read DUT register
 - Read value is translated into uvm_reg data and returned to sequence



11-50


Register Backdoor Write

- model.r0.write(status, value, UVM_BACKDOOR, .parent(this));
- write_reg(model.r0, status, value, UVM_BACKDOOR);
 - Sequence write to uvm_reg with value mimicking register access policy (wc clears register)
 - uvm_reg uses DPI/XMR to set DUT register with value
 - Mirror is updated implicitly




Register Backdoor Read

- model.r0.read(status, value, UVM_BACKDOOR, .parent(this));
- read_reg(model.r0, status, value, UVM_BACKDOOR);
 - Sequence executes uvm_reg READ
 - uvm_reg uses DPI/XMR to get DUT register value
 - ◆ Modifies DUT register according to register policy rc clears register




Register Backdoor Poke

- model.r0.poke(status, value, .parent(this));
- poke_reg(model.r0, status, value);
 - Sequence write to uvm_reg with value as is
 - Does not mimic register access policy (wc, etc.)
 - uvm_reg uses DPI/XMR to set DUT register with value




Register Backdoor Peek

- model.r0.peek(status, value, .parent(this));
- peek_reg(model.r0, status, value);
 - Sequence executes uvm_reg PEEK
 - uvm_reg uses DPI/XMR to get DUT register value as is
 - Does not mimic behavior (rc, etc.)
 - Mirror is updated implicitly




Mirrored & Desired Property Update

- model.r0.mirror(status, [check], [path], .parent(this));
- mirror_reg(model.r0, status, [check], [path]);



UVM Register Desired Property Write


- model.r0.set(value);
 - Set method set value in desired property



Randomize UVM Register Desired Property


model.randomize();

Populate desired property with random value



UVM Register Desired Property Read


value = model.r0.get();



Mirrored & DUT Value Update


- model.update(status, [path], .parent(this));
- update_reg(model, status, [path]);

 Update DUT and mirrored property with desired property if mirrored property is different from desired




Writing to uvm_reg Mirrored Property

model.r0.predict(value);



Reading uvm_reg Mirrored Property

value = model.r0.get_mirrored_value();




Typical use of uvm_reg predict() method (1/2)

Example for explicit predictor implementation:

```
typedef uvm_reg_predictor #(host_data) hreg_predictor;
hreg_predictor hreg_predict;
// other code left off see slides on predictor
h_agt.analysis_port.connect(hreg_predict.bus_in);
regmodel.default map.set auto predict(0);
```

- Monitor pass observed transaction to predictor
- Predictor calls predict() method to update mirrored property




Typical use of uvm_reg predict() method (2/2)

Example for implicit predictor implementation:

```
regmodel.default_map.set_auto_predict(1);
```


 uvm_reg calls predict() method to update mirrored property directly on register activity rather observed physical changes



UVM Memory Modes


Memory Frontdoor Write

- model.mem.write(status, offset, value, [UVM_FRONTDOOR], parent(this));
- model.mem.burst_write(status, offset, value[], [UVM_FRONTDOOR], parent(this));
 Provide array populated with values to write to
- write_mem(model.mem, status, offset, value, [UVM_FRONTDOOR]);
 - Sequence sets uvm_mem with value
 - uvm_mem content is translated into bus transaction
 - Driver gets bus transaction and writes DUT memory
 - Memory is not mirrored




Memory Frontdoor Read

- model.mem.read(status, offset, value, [UVM_FRONTDOOR], .parent(this));
- model.mem.burst_read(status, offset, value[], [UVM_FRONTDOOR], parent(this));
 Provide array sized to number of values to read from memory
- read_mem(model.mem, status, offset, value, [UVM_FRONTDOOR]);
 - Sequence executes uvm_mem READ
 - uvm_mem READ is translated into bus transaction
 - Driver gets bus transaction and reads DUT memory
 - Read value is translated to uvm_mem format and returned to sequence
 - Memory is not mirrored




Memory Backdoor Write

- model.mem.write(status, offset, value, UVM_BACKDOOR, parent(this));
- model.mem.burst_write(status, offset, value[], UVM_BACKDOOR, parent(this));
 Provide array populated with values to write to
- write_mem(model.mem, status, offset, value, UVM_BACKDOOR);
 - Sequence write to uvm_mem with value mimicking memory access policy (ro does not change memory value)
 - uvm_mem uses DPI/XMR to set DUT memory with value
 - Memory is not mirrored




Memory Backdoor Read

- model.mem.read(status, offset, value, UVM_BACKDOOR, parent(this));
- model.mem.burst_read(status, offset, value[], UVM_BACKDOOR, .parent(this));
 Provide array sized to number of values to read from memory
- read_mem(model.mem, status, offset, value, UVM_BACKDOOR);
 - Sequence executes uvm_mem READ
 - uvm_mem uses DPI/XMR to get DUT memory value mimicking memory access policy (wo does not return memory value)
 - Memory is not mirrored




Memory Backdoor Poke

- model.mem.poke(status, offset, value, UVM_BACKDOOR, parent(this));
- poke_mem(model.mem, status, offset, value, UVM_BACKDOOR);
 - Sequence writes to uvm_mem with value
 - Does not mimic memory access policy (ro memory WILL be modified)
 - uvm_mem uses DPI/XMR to set DUT memory with value
 - Memory is not mirrored



Memory Backdoor Peek

- model.mem.peek(status, offset, value, UVM_BACKDOOR, parent(this));
- peek_mem(model.mem, status, offset, value, UVM_BACKDOOR);
 - Sequence executes uvm_mem PEEK
 - uvm_mem uses DPI/XMR to get DUT memory value
 - Memory is not mirrored



ralgen Options

ralgen Options: Common

```
ralgen [options] -uvm -t top_model file.ralf
```

Common options:

- -f file
 - Specify a file containing ralgen options
- -o fname
 - Specify output file name. Default is ral_<top_model>
- -c b|s|a|f|F
 - Generate functional coverage model
- -P
 - Generate model in separate packages

ralgen Options: Advanced

Advanced options:

- -b
 - ◆ Generate XMR-based (non-DPI) back-door access code
 - -gen_vif_bkdr
 - Generate back-door access with virtual interface
 - ♦ -auto_mirror
 - Generate code for automatic mirror update
- -B
 - Generate byte-base addressing
- See uvm_ralgen_ug.pdf for other options
 - Or, execute: ralgen -h

ralgen Address Granularity

```
register R {
 bytes 4;
field C { bits 8; }
register S {
 bytes 4;
field D { bits 8; }
register T {
 bytes 4;
field A { bits 8; }
block BLK {
  bytes 4;
  register R;
  register S;
  register T;
```

```
regmodel = ral_block_BLK::type_id::create("regmodel", this);
regmodel.build();
regmodel.lock_model();
`uvm_info("ADDR_MAP", $sformatf("R addr = %0h", regmodel.R.get_address()), UVM_HIGH)
`uvm_info("ADDR_MAP", $sformatf("S addr = %0h", regmodel.S.get_address()), UVM_HIGH)
`uvm_info("ADDR_MAP", $sformatf("T addr = %0h", regmodel.T.get_address()), UVM_HIGH)
```

ralgen -uvm -t BLK file.ralf

```
UVM_INFO program.sv(11) @ 0: reporter [ADDR_MAP] R address = 0
UVM_INFO program.sv(12) @ 0: reporter [ADDR_MAP] S address = 1
UVM_INFO program.sv(13) @ 0: reporter [ADDR_MAP] T address = 2
```

ralgen -uvm -t BLK -B file.ralf

```
UVM_INFO program.sv(11) @ 0: reporter [ADDR_MAP] R address = 0 UVM_INFO program.sv(12) @ 0: reporter [ADDR_MAP] S address = 4 UVM_INFO program.sv(13) @ 0: reporter [ADDR_MAP] T address = 8
```

ralgen XMR Backdoor Access (1/2)

b -gen_vif_bkdr option generates an interface accessing register via verilog XMR

```
// host.ralf
    register HOST ID (host id) @'h0000;
  ralgen -b -gen_vif_bkdr -uvm -t dut regmodel host.ralf
// ral host regmodel intf.sv
                                        Self stored
interface ral host regmodel intf;
                                       into database
  // other code not shown
  initial
    uvm resource db#(virtual ral host regmodel intf)::set("*",
                        "uvm reg bkdr if", interface::self());
  task ral host regmodel HOST ID bkdr read(uvm reg item rw);
    rw.value[0] = `HOST REGMODEL TOP PATH.host id; ~
                                                          Uses XMR
  endtask
endinterface
                                       Interface must be compiled
vcs ral host regmodel intf.sv \
    +define+HOST REGMODEL TOP PATH=router test top.dut ...
```

XMR path from harness to DUT must be specified

ralgen XMR Backdoor Access (2/2)

Register model uses interface to access registers

Can be located in a SystemVerilog package


```
// ral dut regmodel.sv
class ral reg host regmodel HOST ID bkdr extends uvm reg backdoor;
 // other code not shown
virtual ral host regmodel intf    reg vif;
 function new(string name);
  super.new(name);
  uvm resource db#(virtual ral host regmodel intf)::read by name(get full name(),
                                          "uvm reg bkdr if", reg vif);
 endfunction
 virtual task read(uvm reg item rw);
  do pre read(rw);
    reg vif.ral host regmodel HOST ID bkdr read(rw);
  rw.status = UVM IS OK;
  do post read(rw);
 endtask
endclass
```

ralgen Functional Coverage

```
// host.ralf
register HOST ID {
                    | ralgen -c b -uvm -t dut regmodel host.ralf
  field REV ID {...}
  field CHIP ID {...}
  class ral req HOST ID extends uvm req; // other code not shown
    uvm reg field REV ID; uvm reg field CHIP ID;
    covergroup cg bits ();
                                                                   UVM
      option.per instance = 1;
                                                                   RAL
      REV ID: coverpoint {m data[7:0], m is read} iff(m be) {
                                                                  Classes
        wildcard bins bit 0 wr as 0 = \{9'b????????00\};
        wildcard bins bit 0 wr as 1 = \{9'b????????10\};
 program automatic test; // other code not shown
   initial begin
     uvm reg::include coverage("*", UVM CVR ALL);
     run test();
   end
                  User must enable coverage with include coverage() and set coverage()
 endprogram
 class test coverage exte _____base; // other code not shown
   virtual function void of elaboration phase (uvm_phase phase);
     env.regmodel.set coverage(UVM CVR ALL);
   endfunction
 endclass
```

UVM Register Class Tree

UVM Register Base/Library Class Hierarchy



11-79

UVM Register/Memory Class Members

UVM Register Class Key Properties

```
`ifndef UVM_REG_ADDR_WIDTH
   `define UVM_REG_ADDR_WIDTH 64
   `endif
   `ifndef UVM_REG_DATA_WIDTH
   `define UVM_REG_DATA_WIDTH 64
   `endif
   typedef bit unsigned [`UVM_REG_DATA_WIDTH-1:0] uvm_reg_data_t;
   typedef bit unsigned [`UVM_REG_ADDR_WIDTH-1:0] uvm_reg_addr_t;
```

UVM Memory Class Key Properties

Only key members are shown.

uvm_reg_bus_op Definition

```
typedef struct {
  // Variable: kind - Can be: UVM READ, UVM WRITE, UVM BURST READ, UVM BURST WRITE
 uvm access e kind;
 uvm reg addr t addr;
 uvm req data t data;
 // Variable: n bits - The number of bits of <uvm reg item::value>
  // being transferred by this transaction.
  int n bits;
  // Variable: byte en - Enables for the byte lanes on the bus.
 // Meaningful only when the bus supports byte enables and the
  // operation originates from a field write/read.
 uvm reg byte en t byte en;
 // Variable: status - Result can be: UVM IS OK, UVM HAS X, UVM NOT OK.
 uvm status e status;
 uvm reg bus op;
```

UVM Register Callbacks

RAL Class Key Callback Members

Caution: Simplified code for illustration. Most code left off.

```
// See class reference document and source code files
// for actual code
virtual class uvm_reg extends uvm_object;
  `uvm_register_cb(uvm_reg, uvm_reg_cbs)
  virtual task pre_write(uvm_reg_item rw); endtask
  virtual task post_write(uvm_reg_item rw); endtask
  virtual task pre_read(uvm_reg_item rw); endtask
  virtual task post_read(uvm_reg_item rw); endtask
  virtual task post_read(uvm_reg_item rw); endtask
endclass: uvm_reg
task uvm_reg::write(...);
  set(value);
  do_write(rw); // See next page
endtask
```

Two ways to implement callbacks

- Simple callback extend uvm_reg class
- UVM callback extend uvm_reg_cbs class then register cb

RAL Class Key Callback Members

```
task uvm reg::do write(uvm reg item rw);
  uvm reg cb iter cbs = new(this);
  foreach (m fields[i]) begin
    uvm reg field cb iter cbs = new(m fields[i]);
    uvm reg field f = m fields[i];
    f.pre write(rw);
    for (uvm reg cbs cb=cbs.first(); cb!=null; cb=cbs.next())
      cb.pre write(rw);
  end
 pre write(rw);
  for (uvm reg cbs cb=cbs.first(); cb!=null; cb=cbs.next())
    cb.pre write(rw);
  // EXECUTE WRITE...
  for (uvm reg cbs cb=cbs.first(); cb!=null; cb=cbs.next())
    cb.post write(rw);
 post write(rw);
  foreach (m fields[i]) begin
    uvm reg field cb iter cbs = new(m fields[i]);
    uvm reg field f = m fields[i];
    for (uvm reg cbs cb=cbs.first(); cb!=null; cb=cbs.next())
     cb.post write(rw);
    f.post write(rw);
  end
endtask: do_write Caution: Simplified code for illustration only
```

11-86

Changing Address Offsets of a Domain

Changing the Address offsets of a Domain


- set_base_addr() method allows user to modify the base address of a uvm register map
 - Can be called before or after lock_model
 - If called after the model is locked, the address will be reinitialized

```
virtual function void build_phase(uvm_phase phase);
...; // other code left off
model.build();
model.APBD.set_base_addr('h2000_0000);
model.WSHD.set_base_addr('h4002_0000);
model.lock_model();
endfunction
```

Detailing RAL Register Access

A ralf to UVM Conversion Example (1/4)

```
register simple reg {
                                  simple rtl.ralf
                                                           Address Map
  field simple reg {
                                                           simple_reg
                                                                        0x00ff
    bits 16;
    access rw;
                                                                simple_reg Register
    reset 'h0000;
                                                           Field
                                                                       simple_reg
                                                           Bits
                                                                          15-0
                                                           Mode
                                                                          rw
block simple rtl regmodel {
                                                           Reset
                                                                         0x0000
  bytes 2;
  register simple reg (simple reg) @16'h00ff; # Address in map
```



A ralf to UVM Conversion Example (2/4)

```
register simple_reg {
  field simple_reg {
    bits 16;
    access rw;
    reset 'h0000;
  }
}
```

```
block simple_rtl_regmodel {
  bytes 2;
  register simple_reg (simple_reg) @16'h00ff;
}
```


ralgen -uvm +t simple_rtl_regmodel simple_rtl.ralf



```
class ral_reg_simple_reg extends uvm_reg;
  rand uvm_reg_field simple_reg;
  virtual function void build();
    simple_reg = uvm_reg_field::type_id::create(
        "simple_reg",,get_full_name());
    simple_reg.configure(this,16,0,"RW",0,16'h0000,1,0,1);
    endfunction: build
endclass
```

A ralf to UVM Conversion Example (3/4)

```
class uvm_reg_field extends uvm_object;
  rand uvm_reg_data_t value; // Used for randomization and coverage
  local uvm_reg_data_t m_mirrored; // What we think is in the HW
  local uvm_reg_data_t m_desired; // assigned by set()
  local uvm_reg_data_t m_reset[string]; // reset value
  local string m_fname; // field name
  ...// other code not shown
endclass
```



A ralf to UVM Conversion Example (4/4)

simple_reg = ral_reg simple reg::type id::create(

simple reg.add hdl path('{'{"simple reg", -1, -1}});

simple reg simple reg = this.simple reg.simple reg;

default map.add reg(simple reg, `UVM REG ADDR WIDTH'hff, "RW", 0);

"simple reg",, get full name());

simple req.build();

endfunction

endclass

simple reg.configure(this, null, "");

```
register simple reg {
                             block simple rtl regmodel {
      field simple req {
                               bytes 2;
                               register simple_reg (simple_reg) @16'h00ff;
        bits 16;
       access rw;
       reset 'h0000;
         ralgen -uvm -t simple rtl/regmodel simple rtl.ralf
class ral_block_simple_rtl_regmodel extends uvm reg block;
  rand ral reg simple reg simple reg;
  rand uvm reg field simple reg simple reg;
  virtual function void build();
    default_map = create_map("", 0, 2, UVM LITTLE ENDIAN, 0);
```

A Simple Write Example

```
class ral sequence extends reg sequence base;
                                                                           uvm_reg
   ... // other code not shown
                                                                       uvm_field
                                                                       Mirrored
  virtual task body();
                                                                         reg
     uvm status e status;
                                                                                   Map
                                                                       Desired
     uvm reg data t data;
     regmodel.simple reg.write(status, data, .parent(this));
                                                                         req
     regmodel.simple reg.read(status, data, .parent(this));
                                                                        value
   endtask
endclass
                                                                        reset
task uvm reg::write(...);
                                     task uvm req::set(...);
  set (data);
                                        foreach(field[i])
  rw = new();
                                          field[i].set(data);
  rw.map = this.map;
                                      endtask
                                                           task uvm reg field::set(...);
  rw.data = data;
  rw.map.do_write(rw);
                                                             desired = data;
                          task uvm reg map::do write(...);
                                                             value = desired;
endtask
                            adapter = get adapter();
                                                           endtask
                            sequencer = get sequencer();
                            do bus write();
                          endtask
                                         task uvm reg map::do bus write(...);
                                           seq item = adapter.req2bus(rw);
                                           start item(seq item);
                                           finish item(seq item);
Caution: Pseudo code, not actual code
                                           adapter.bus2req();
                                         endtask
```

A Simple Read Example

```
class ral sequence extends reg sequence base;
                                                                           uvm_reg
   ... // other code not shown
                                                                       uvm_field
                                                                       Mirrored
  virtual task body();
                                                                         reg
     uvm status e status;
                                                                                   Map
                                                                       Desired
    uvm reg data t data;
     regmodel.simple reg.write(status, data, .parent(this));
                                                                         reg
     regmodel.simple reg.read(status, data, .parent(this));
                                                                        value
  endtask
                             task uvm reg::read(...);
endclass
                                                                        reset
                               rw = new();
                               rw.map = this.map;
                               do read(rw);
                               value = rw.value;
                             endtask
                                           task uvm reg::do read(...);
                                           rw.map.do read(rw);
task uvm reg map::do read(...);
                                           endtask
  adapter = get adapter();
  sequencer = get sequencer();
  do bus read();
endtask
                     task uvm req map::do bus read(...);
                       seq item = adapter.req2bus(rw);
                       start item(seq item);
                       finish item(seg item);
                                                Caution: Pseudo code, not actual code
                       adapter.bus2req();
                     endtask
                                                                                11-95
```

A Simple Backdoor ralgen Example

```
block simple rtl regmodel {
                 bytes 2;
                 register simple reg (simple reg) @16'h00ff;
       ralgen -uvm -b -t simple rtl regmodel simple rtl.ralf
class ral reg simple rtl regmodel simple reg bkdr extends uvm reg backdoor;
  virtual task read(uvm reg item rw);
    //...
    rw.value[0] = `SIMPLE RTL REGMODEL TOP PATH.simple reg;
  endtask
 virtual task write(uvm reg item rw);
    `SIMPLE RTL REGMODEL TOP PATH.simple reg = rw.value[0];
  endtask
          class ral block simple rtl regmodel extends uvm reg block;
endclass
            virtual function void build();
              // Other code same as shown previously
              ral reg simple rtl regmodel simple reg bkdr bkdr = new(...);
              simple req.set backdoor(bkdr);
            endfunction : build
                                                        Need to specify path
          endclass: ral block simple rtl regmodel
                                                          At compilation
```

VCS +define+SIMPLE_RTL_REGMODEL_TOP_PATH=simple_test.dut ...

11-96

A Simple Backdoor Write Example

```
uvm field
class backdoor sequence extends reg sequence base;
  virtual task body();
                                                                               Mirrored
                                                                                reg
    regmodel.simple reg.write(status, data, UVM BACKDOOR, .parent(this));
    regmodel.simple reg.read(status, data, UVM BACKDOOR, .parent(this));
                                                                               Desired
  endtask
                                                                                reg
                               task uvm req::write(...);
endclass
                                 ... // same as previously shown
                                                                                value
                                 rw.map.do write(rw);
                               endtask
                                                                                reset
task uvm reg map::do write(...);
  case (rw.path)
    UVM BACKDOOR: begin
                     uvm reg backdoor bkdr = get backdoor();
                     value = rw.data;
                     bkdr.read(rw);
                     // calculate operational mode result
                     rw.data = final val;
                                               task uvm red field::do_predict(...);
                     bkdr.write(rw);
                     do predict (rw);
                                                 mirrored = final val;
                     value = final val;
                                                 desired = final val;
                   end
                                               endtask
     ... // other code not shown
  endcase
endtask
                              Caution: Pseudo code, not actual code
```

A Simple Backdoor Read Example

```
uvm field
class backdoor sequence extends reg sequence base;
  virtual task body();
                                                                               Mirrored
                                                                                reg
    regmodel.simple reg.write(status, data, UVM BACKDOOR, .parent(this));
    regmodel.simple reg.read(status, data, UVM BACKDOOR, .parent(this));
                                                                               Desired
  endtask
                                                                                reg
endclass
                                task uvm reg::read(...);
                                                                                value
                                   ... // same as previously shown
                                 do read(rw);
                                                                                reset
                                  value = final val;
task uvm reg::do read(...);
                                endtask
  case (rw.path)
    UVM BACKDOOR: begin
                     uvm reg backdoor bkdr = get backdoor();
                     value = rw.data;
                     bkdr.read(rw);
                     // calculate operational mode result
                     rw.data = final val;
                     bkdr.write(rw);
                                               task uvm reg/fleld::do predict(...);
                     do predict(rw);
                   end
                                                 mirrored / final val;
     ... // other code not shown
                                                 desired = final val;
  endcase
                                                          = final val;
                                                 value
endtask
                                               endtask
```

A Simple Mirror ralgen Example

```
block simple_rtl_regmodel {
  bytes 2;
  register simple_reg (simple_reg) @16'h00ff;
}
```

```
ralgen -uvm -b -auto_mirror -t simple_rtl_regmodel simple_rtl.ralf
```

```
class ral reg simple rtl regmodel simple reg bkdr extends uvm reg backdoor;
 virtual task read(...); // same as previously shown
  virtual task write(...); // same as previously shown
  virtual function bit is auto updated (...);
    if (field.get name() == "simple reg") begin return 1; end
  endfunction
  virtual task wait for change (...);
    @(`SIMPLE RTL REGMODEL TOP PATH.simple_reg);
    simple reg.mirror(status, , UVM BACKDOOR);
  endtask
endclass
```

Caution: May cause warning message – see note