
### **Agenda: Day 3**





### **Unit Objectives**

After completing this unit, you should be able to:


- Control execution order of sequences within a phase with a Top Sequence
- Manage synchronization of concurrent sequence executions within a phase with uvm\_event

### **Managing Sequence Execution**

- How can one coordinate sequences running across multiple agents?
  - e.g. Reset of one part of the DUT must be done before another part of the DUT can go through a reset sequence
- Solution: Top Sequence (Sequence Execution Manager)
  - Explicitly manage the execution of sequences across multiple agents within a phase
  - Allows fine grained control of the sequence execution order
  - Doesn't have its own sequence item, only used to manage the execution of other sequences
  - Resources required by the sequence execution manager resides in a support sequencer

### **Managing Sequence Execution**

- Typically, a sequence only interacts with a single agent to manage the activities of a single DUT interface
- When multiple DUT interfaces need to be synchronized, a upper layer sequence and sequencer are required




### **Top Sequencer**

- Not associated with any agent
- Contains resources needed by the top Sequence
  - Example: sequencer handles

```
class top sequencer extends uvm sequencer;
  `uvm component utils(top sequencer)
  // Constructor not shown
  pci sequencer pci sqr;
  i2c sequencer i2c sqr;
                                                   Environment
endclass
                                                    Top Sequencer
                                            pci_sqr
                                                          Top Sequence
                                                                  i2c_seq
                                                        pci_seq
                                            i2c_sqr
                                                                          i2c agt
                                                 pci_agt
                                      sqr
                                                                sqr
                                     pci_seq
                                                              i2c_seq
```

### **Top Sequence**

- Embed sequences to be managed
- In body () method, manage these sequence execution




### **Executing Top Sequence**

- Create the top sequencer in build phase
- Disable the managed sequencers by setting their "default\_sequence" to null
- Configure the top sequencer to execute the top sequence in the desired phase

```
class test new extends test base; // other code not shown
  top sequencer top sqr;
 virtual function void build phase (uvm phase phase);
    super.build phase(phase);
                                              Disable managed sequencers
    // creation of other objects not shown
    top_sqr = top_sequencer::type_id::create("top_sqr", this);
   uvm config db#(uvm object wrapper)::set(this,
               "env.pci agt.sqr.main phase", "default sequence", null);
   uvm config db#(uvm object wrapper)::set(this,
               "env.i2c agt.sqr.main phase", "default sequence", null);
   uvm config db#(uvm object wrapper)::set(this, "top sqr.main phase",
                    "default_sequence", top_sequence::get_type());
 endfunction
                                    Set support sequencer to
// continued on the next page
                                   execute sequence manager
```

### **Set Top Sequencer Content**

In connect phase, set top sequencer's sequencer handles to the sequencers to be managed



### **Sequence Execution Management**

# What if sequence needs to start in middle of another sequence?

```
class top_sequence extends uvm_sequence; // other code not shown
  virtual task body();
  fork
    `uvm_do_on(seq0, p_sequencer.bfm0_sqr);
    begin
      wait(...); // wait for some event before processing
      `uvm_do_on(seq1, p_sequencer.bfm1_sqr);
    end
    join
  endtask
endclass
```

■ Instead of SystemVerilog wait, use the more powerful uvm\_event via uvm\_pool

### Synchronization Mechanism: uvm\_event

- Wait for one trigger to releases all waits
- Essential methods of the class:



```
class uvm event extends uvm object;
                                       Emulates Verilog event with more features
  function new(string name="");
  virtual function void trigger(uvm object data=null); // data optional
                                                  Triggers uvm_event
  virtual function void reset(bit wakeup=0);
  virtual function bit is on();
                                                 After trigger, uvm_event
  virtual function bit is off();
                                                stays on until reset is called
  virtual task wait on(bit delta=0);
                                               Query state of uvm_event
  virtual task wait off(bit delta=0);
                                           Wait for state. Does not block if true.
  virtual task wait trigger(); // equivalent to @ (event);
  virtual task wait trigger data(output uvm object data); // with data
  virtual task wait_ptrigger(); // equivalent to wait(event.triggered)
  virtual task wait ptrigger data(output uvm object data); // with data
  virtual function void cancel();
                                      Cancels wait
endclass : uvm event
```

### Synchronization Mechanism: uvm\_event

Essentially the same, except allows user to specify default transaction type

```
class uvm_event_base extends uvm_object;
  function new(string name="");
  virtual function void reset(bit wakeup=0);
  virtual function bit is_on();
  virtual function bit is_off();
  virtual task wait_on(bit delta=0);
  virtual task wait_off(bit delta=0);
  virtual task wait_trigger(); // equivalent to @(event);
  virtual task wait_ptrigger(); // equivalent to wait(event.triggered)
  virtual function void cancel();
endclass: uvm_event_base
```

```
class uvm_event #(type T=uvm_object) extends uvm_event_base;
  function new(string name="");
  virtual function void trigger(T data=null);
  virtual task wait_trigger_data(output T data);
  virtual task wait_ptrigger_data(output T data);
  virtual function T get_trigger_data();
  virtual function void cancel();
endclass : uvm_event
```

### Protecting Stimulus (Grab/Ungrab)

- Sequence can reserve a sequencer for exclusive use
  - Until explicitly released
  - Other requests for exclusive use or stimulus injection are blocked
  - Typically needed for interrupt sequence execution

### **Unit Objectives Review**

Having completed this unit, you should be able to:

- Control execution order of sequences within a phase with a Top Sequence
- Manage synchronization of concurrent sequence executions within a phase with uvm\_event

### **Appendix**

Sequence Arbitration & Priority
Reactive Sequence
Interrupt Sequence
Sequence Library
Resource Pool
Debugging uvm\_event\_pool issues

### **Sequence Arbitration & Priority**

### Sequence Arbitration and Priority (1/2)

- Once a sequence is started on a sequencer, it must be arbitrated for access to the sequencer resources
  - Such as the seq\_item\_port
- By default, all sequences have priority of 100
  - Child sequence defaults to that of the parent sequence
- The higher the value, the higher the priority
- The priority can be set via macro
  - `uvm\_do\_pri(seq, pri)
- This priority can change dynamically through the course of simulation
  - seq.set\_priority(300);

### Sequence Arbitration and Priority (2/2)

#### Sequencers use one of several arbitration schemes

- SEQ\_ARB\_FIFO Requests are granted in FIFO order (default)
- SEQ\_ARB\_WEIGHTED Requests are granted randomly by weight
- SEQ\_ARB\_RANDOM Requests are granted randomly
- SEQ\_ARB\_STRICT\_FIFO Requests at highest priority granted in fifo order
- SEQ\_ARB\_STRICT\_RANDOM Requests at highest priority granted in randomly
- SEQ\_ARB\_USER Arbitration is delegated to the userdefined function, user\_priority\_arbitration.
- The default arbitration scheme (SEQ\_ARB\_FIFO) is unaffected by sequence priority.

### **Code Example**


#### Set interrupt sequence to the highest priority

```
task my sequence::body(uvm phase phase);
  get sequencer().set arbitration(SEQ ARB STRICT FIFO)
  fork
                                               Set the priority
    `uvm do pri(burst seq);
    `uvm do pri(noise seq);
                                                when started
    `uvm do pri(inter seq, 3000);
  join
endtask
task my test::run phase (uvm phase phase);
  phase.raise objection(this);
  env.agt.sqr.set_arbitration(SEQ ARB S/ /ICT FIFO);
  fork
    burst seq.start(env.agt.sqr);
    noise seq.start(env.agt.sqr);
    inter seq.start(env.agt.sqr,,3000);
  join
  phase.drop objection(this);
endtask
```

# **Reactive Sequence**

### **Reactive Sequences**

- Activity is initiated by the reactive driver when it receives a transaction from the DUT
  - Not the Sequencer
- The Partial Transaction must be sent to the reactive sequence
- The sequence needs to formulate a response and send it back to the driver
- These requirements make reactive sequences different



### **Reactive TLM Port Setup**

```
class reactive sqr extends uvm sequencer (crans);
  uvm blocking get port#(trans) get port;
 virtual task wait_for_req(uvm_sequence_base seq, output trans req);
    wait for grant(seq);
    get port.get(req);
                                                           Reactive Agent
  endtask
endclass
                                                               Sequencer
                                                                  SEQ
class reactive agent extends uvm agent;
  virtual function void connect phase (uvm phase phase);
    super.connect phase(phase);
                                                                Reactive
    sqr.get port.connect(drv.get export);
  endfunction
                                                                 Driver
endclass
                             Connect reactive TLM port
```

### Reactive Sequence Request


```
class reactive sequence extends uvm sequence #(trans);
  `uvm declare p sequencer(reactive sequencer)
                                                  Wait for request
  virtual task body();
    forever begin
                                                    from driver
      p sequencer.wait for req(this, req);
                             Do not raise or drop objection in sequence
    end
class reactive sequencer extends uvm sequencer #(trans);
  virtual task wait for req(uvm sequence base seq, output trans req);
    wait for grant(seq);
    get_port.get(req);
Get request from driver
  endtask
                                                      Reactive Agent
end class reactive_driver extends uvm driver#(trans);
     trans m tr;
     virtual task get(output trans tr);
                                                          Sequencer
       wait(m tr != null); tr = m tr; m tr = null;
                                                            SEQ
     endtask
     virtual task run phase(uvm phase phase);
       forever begin
         Reactive
                                                            Driver
         // ... get and send response from sequence
       end
     endtask
   endclass
```

### Reactive Sequence Response

```
class reactive sequence extends uvm sequence #(trans);
  `uvm declare p sequencer(reactive sequencer)
  virtual task body();
    forever begin
      p sequencer.wait for req(this, req);
                                              Give response to driver
      // generate response to req
                                                 through sequencer
      p sequencer.send rsp(this, rsp);
    end
  endtask
endcl class reactive sequencer extends uvm_sequencer #(trans);
         virtual task send rsp(uvm sequence base seq, trans rsp);
          rsp.set item context(seq);
                                                         Reactive Agent
          seq.finish item(rsp);
                                    Give response
        endtask
                                       to driver
                                                             Sequencer
      endclass
class reactive driver extends uvm driver#(trans);
                                                                SEQ
  forever begin
      get tr(); // get DUT output
      seq item port.get next item(rsp);
                                                              Reactive
      drive rsp(rsp);
                                                               Driver
      seq item port.item done();
                                     Get response
    end
                                    from sequence
endclass
```

# **Interrupt Sequence**

### **Interrupt Sequences**



### **Detect Interrupt**

endfunction

```
task interrupt monitor::tx monitor(); // simplified code
   interrupt trans tr = interrupt trans::type id::create("tr", this);
   bit [3:0] interrupts = vif.monClk.interrupts;
   @(vif.monCLk iff (vif.monClk.interrupts != interrupts));
   tr.interrupts = vif.mon.interrupts;
                                            Monitor interrupts and
   analysis port.write(tr);
 endtask
                                          send out via analysis port
class interrupt sequencer extends uvm sequencer;
my sequencer sqr;
                                                Needs sequencer to pass
 interrupt trans tr; event interrupt event;
                                               interrupt responses to driver
uvm analysis imp#(interrupt trans,interrupt sequencer) analysis export;
virtual function void write(interrupt trans tr);
  if(tr.interrupts) begin // at least one interrupt set
   this.tr = tr;
                                                         Connects to the
    ->interrupt event;
                                                       interrupt monitor's
  end
                                                          analysis port
endfunction
en( function void environment::connect phase(uvm phase phase);
     super.connect phase(phase);
     intr sqr.sqr = aqt.sqr;
     intr mon.analysis port.connect(intr sqr.anaylsis export);
```

### **React to Interrupt**

```
class interrupt sequence extends uvm sequence; // other code left off
  intr sequence 1 seq1;
  intr sequence 2 seq2;
                                            Set arbitration
  intr sequence 3 seq3;
 virtual task body();
   p sequencer.set arbitration(SEQ ARB STRICT FIFO);
    forever begin
                                             Wait for the interrupt event
      @ (p sequencer.interrupt event);
                                                from the sequencer
      case(p sequencer.tr.interrupts)
        4'b0001: `uvm_do_on_pri(seq1, p_sequencer.sqr, 500);
        4'b0010: `uvm do on(seq2, p sequencer.sqr);
        4'b0100: `uvm do on(seq3, p sequencer.sqr);
                                                          Priority
      endcase
   end
  endtask
endclass
```

# **Sequence Library**

### **Sequence Library**

- When multiple sequences need to be executed by a sequencer, how does one manage these sequences?
  - e.g. Execute a directed sequence before other randomly chosen sequences
- Solution: Sequence Library
  - Helps to organize and manage the execution of multiple sequences
  - By default executes sequences in the library randomly
  - Allows user to implement user algorithm of picking which sequence out of the sequence library to execute

### **Building a Sequence Library Package (1/2)**

To enhance reuseability, encapsulate sequence library classes in a package

```
package packet seq lib pkg;
                                                 Similar to the idea behind
import uvm pkg::*;
                                               test_base, create a base library
class packet extends uvm sequence item;
                                               class without any sequences.
endclass
class packet seq lib base extends uvm sequence library # (packet);
  `uvm object utils(packet_seq_lib_base)
                                                           Macro builds the
  `uvm sequence library utils(packet seq lib base)
                                                          infrastructure of the
  function new(string name = "packet seg lib");
    super.new(name);
                                                            sequence library
    init sequence library();
  endfunction
                                 Method populates library
endclass
                                 with registered sequences
// continued on next slide
```

### **Building a Sequence Library Package (2/2)**

#### Add common sequences to package

Leave sequence library base empty

```
// continued from previous slide
class packet seq base extends uvm sequence # (packet); // macro not shown
  function new(string name = "packet seg base"); super.new(name);
    `ifdef UVM POST VERSION 1 1
    set automatic phase objection(1);
    `endif
 endfunction
  `ifdef UVM VERSION 1 1
  task pre start();
    if ((get parent sequence() == null) && (starting phase != null))
      starting phase.raise objection(this);
 endtask
 task post start();
    if ((get parent sequence() == null) && (starting phase != null))
      starting phase.drop objection(this);
 endtask
  `endif
endclass
endpackage
```

### Reference Sequence Library in Environment

■ In the environment, make sequence library the default sequence for the sequencer

If the sequence library does not contain any sequence, nothing happens.

If the sequence library is populated with sequences, by default, 10 sequences will be randomly picked out of the library and executed.

### Register and Execute Sequences

- Import library package in program block
- Register sequence(s) with sequence library in test
  - Use add\_typewide\_sequence() to register sequence
     in <u>all</u> instances of sequence library in the test

```
program automatic test;
import uvm pkg::*; import packet seq lib pkg::*;
// include other classes
class test scenario extends test base;
// component utils and constructor not shown
virtual function void build phase (uvm phase phase);
  super.build phase (phase);
 packet seq lib base::add_typewide_sequence(scenario seq::get type());
 uvm config db#(int)::set(this, "*.sqr", "item count", 20);
 endfunction
endclass
           Compile with vcs: (using UVM in VCS installation)
           vcs -sverilog -ntb opts uvm-1.2 packet_seq_lib_pkg.sv test.sv
endprogram
           Simulate with:
           simv +UVM TESTNAME=test scenario
```

### **Resource Pool**