Agenda: Day 2



5 UVM Configuration & Factory

6 UVM Component Communication

7 UVM Scoreboard & Coverage

8 UVM Callback


Unit Objectives

After completing this unit, you should be able to:

 Describe and implement TLM port/socket for communication between components

Component Communication: Overview

- Need to exchange transactions between components of verification environment
 - Sequencer → Driver
 - Monitor → Collectors (Scoreboard, Coverage)



Component Communication: Method Based

Component can embed method for communication

```
class Consumer extends uvm_component;
...
  virtual task put(transaction tr);
endclass
```

- But, the communication method should <u>not</u> be called through the component object's handle
 - Code becomes too inflexible for testbench structure
 - In example below, Producer is stuck with communicating with only a specific Consumer type



```
Producer

consumer.put(tr);


Consumer

task put(...);
```

Component Communication: TLM


■ Use an intermediary object (TLM) to handle the execution of the procedural communication







Component Communication: TLM

Through the intermediary object (TLM) components can be re-connected to any other component on a testcase by testcase basis



Communication in UVM: TLM 1.0, 2.0





Push Mode

Push mode

```
put_producer
calls port.put()
```

```
port >
```

put_consumer
implements put()

```
class producer extends uvm component; ...
 uvm blocking put port #(packet) put port;
  function void build phase (uvm phase phase); ...
   put port = new("put port", this);
  endfunction
 virtual task initiate tr(); ...
   put port.put(tr);
   class consumer extends uvm component; ...
end
     uvm blocking put imp #(packet, consumer) put export;
     function void build phase (uvm_phase phase); ...
       put export = new("put export", this);
     endfunction
     virtual task put(packet tr);
       process tr(tr);
     class environment extends uvm env; producer p; consumer c; ...
       virtual function void connect phase(uvm_phase phase); ...
         p.put port.connect(c.put export); // connection required!
        endfunction
      endclass
```

Pull Mode

Pull mode

```
get_producer get_consumer calls port.get()
```

```
class producer extends uvm component; ...
 uvm blocking get imp #(packet, producer) get export;
 virtual task get(output packet tr);
    tr = packet::type id::create("tr", this); ...
  endtask
           class consumer extends uvm component; ...
endclass
             uvm blocking get port #(packet) get port;
             virtual task retrieve tr(); ...
               get port.get(tr);
             endtask
           endclass
  class environment extends uvm env; ...
    producer p; consumer c;
    virtual function void connect phase (uvm phase phase); ...
      c.get port.connect(p.get export); // connection required!
    endfunction
  endclass
```

FIFO Mode

■ FIFO Mode producer calls port.put() port.put() port.get()

■ Connect producer to consumer via uvm tlm_fifo

```
class environment extends uvm env; ...
 producer p;
  consumer c;
  uvm tlm fifo #(packet) tr fifo;
  virtual funtion void build phase www_phase phase); ...
   p = producer::type id::creat("p", this);
    c = consumer::type id::create("c", this);
    tr fifo = new("tr fifo" this); // No proxy (type id) for TLM ports
  endfunction
  virtual function void connect phase (uvm phase phase); ...
   p.put port.connect(tr fifo.put export); // connection required!
    c.get port.connect(tr fifo.get export); // connection required!
  endfunction
endclass
```

Analysis Port

class **producer** extends uvm component; ...

Analysis (broadcast)

```
port
               write_producer calls
                 port.write()

    Analysis port can be left unconnected
```

write subscriber implements write()


write subscriber implements write()

```
uvm analysis port #(packet) analysis port;
  virtual task assemble tr(); ...
    analysis port.write(tr);
  endtas!
         class subscriber extends uvm component; ...
endclass
           uvm analysis imp #(packet, subscriber) analysis export;
           virtual function void write (packet tr); // cannot block
             process transaction(tr);
           endfunction
     class environment extends uvm env; ...
       producer p; subscriber s0, s1; // other subscribers
       virtual function void connect phase (uvm phase phase); ...
         p.analysis port.connect(s0.analysis export);
         p.analysis port.connect(s1.analysis export);
       endfunction
     endclass
```

Port Pass-Through

Connecting sub-component TLM ports


Use same port type




```
class monitor extends uvm monitor; // other code not shown ...
  uvm analysis port #(packet) analysis port;
  virtual function void build phase (uvm_phase phase); ...
    this.analysis port = new("analysis port", this);
  endfunction
endclass class agent extends uvm agent; // other code not shown ...
           monitor mon;
           uvm analysis port #(packet) analysis port;
           virtual function void build phase (uvm phase phase); ...
  port
             this.analysis port = new("analysis port", this);
must be
           endfunction
 same
           virtual function void connect phase (uvm phase phase); ...
 type
             mon.analysis port.connect(this.analysis_port);
           endfunction
         endclass
```

UVM TLM 2.0


Blocking



Non-Blocking



Blocking Transport Initiator



```
class initiator extends uvm component;
  uvm tlm b initiator socket #(packet) i socket;
  // constructor not shown
  virtual function void build phase (uvm phase phase);
    super.build phase (phase);
    i socket=new("i socket", this);
  endfunction
  virtual task initiate tr();
    packet tx = packet::type id::create("tx", this);
    uvm tlm time delay = new();
    delay.set abstime (1.5, 1e-9); // set delay to 1.5ns
    i socket.b transport(tx, delay);
  endtask
endclass
```

Blocking Transport Target

```
initiator b_transport(tx,delay) target
```

```
class target extends uvm component; ...
 uvm tlm b target socket #(target, packet) t socket;
  virtual function void build phase (uvm phase phase);
    super.build phase (phase);
    t socket=new("t socket", this);
  endfunction
 virtual task b_transport(packet tx, uvm tlm time delay);
    $display("realtime = %t", delay.get realtime(1ns));
  endtask
endclass
          class environment extends uvm env;
            initiator intr:
            target trgt;
            // component utils, constructor and build phase not shown
            virtual function void connect phase (uvm phase phase);
              intr.i socket.connect(trgt.t socket);
            endfunction
          endclass
```

Non-Blocking Transport Initiator

```
initiator __nb__transport_fw(tx,p,delay) target __tnb__transport_bw(tx,p,delay)
```

```
class initiator extends uvm component;
 uvm tlm nb initiator socket #(initiator, packet) i socket;
  // component utils, constructor and build phase not shown
 virtual task initiate tr();
    uvm tlm sync e sync; uvm tlm phase e p; uvm tlm time delay = new;
   packet tx = packet::type id::create("tx", this);
    if (!tx.randomize()) begin
      `uvm fatal("RAND ERR", "tx randomize failed");
    end
    sync = i socket.nb transport fw(tx, p, delay);
  endtask
 virtual function uvm tlm sync e nb transport bw (packet tx,
                    ref uvm tlm phase e p, input uvm tlm time delay);
    // ... Process acknowledgement from target
    return (UVM TLM COMPLETED);
  endfunction
endclass
```

Non-Blocking Transport Target

```
initiator hb_transport_fw(tx,p,delay) target
```

```
class target extends uvm component;
 uvm tlm nb target socket #(target, packet) t socket;
  // component utils, constructor and build phase not shown
 virtual function uvm tlm sync e nb_transport_fw(packet tx,
                     ref uvm tlm phase e p, input uvm tlm time delay);
    tx.print();
    fork process\ tr(tx); join none // for delayed acknowledgement
    return (UVM TLM ACCEPTED);
  endfunction
 virtual task process tr(packet tx);
    uvm tlm sync e sync; uvm tlm phase e p; uvm tlm time delay = new;
    // ... After completion of tx processing
    sync = t socket.nb transport bw(tx, p, delay);
 endtask
endclass
```

Unit Objectives Review


Having completed this unit, you should be able to:

Describe and implement TLM port/socket for communication between components

Lab 3 Introduction



Implement & configure physical device drivers



Appendix

TLM 2.0 Generic Payload

DVE UVM-Aware Debugging Features

Verdi UVM-Aware Debugging Features

Verdi UVM-Aware Debugging Features

Verdi UVM Debug Switches

For VCS 2016.06 onwards

- Compile-time switches:
 - Requires -debug access+all
- Post Simulation run-time switches:


```
simv +UVM_VERDI_TRACE +UVM_TR_RECORD +UVM_LOG_RECORD \
    +UVM_TESTNAME=test_base
verdi -ssf novas.fsdb -nologo &
```

Interactive Simulation run-time switches


```
simv +UVM_VERDI_TRACE +UVM_TR_RECORD +UVM_LOG_RECORD \
+UVM_TESTNAME=test_base -gui=verdi
```


UVM-Aware Features in Verdi

Post simulation debug




Interactive debug





UVM Transaction and Log Debug

Available for both post and interactive simulation



Object Hierarchy Browser

General mode and methodology-aware mode


- All Objects
- UVM (Objects/Components)
- OVM (Objects/Components)
- VMM (Objects/Components)

Display and navigate all dynamic variables


- Testbench hierarchy view
- Object creation time
- Object thread ids
- Object references
- Dynamic memory profiling
- Linked with Member Pane value annotation




UVM Factory Debug




Filter control by name




UVM Resource Debug




UVM Phase-Based Breakpoint



UVM Phase Objection Debug



UVM Sequence Debug



UVM Register Debug

