## **Agenda: Day 1**



**OOP Inheritance Review UVM Structural Overview** 3 **UVM Transaction** 4 **UVM Sequence** 


## **Unit Objectives**

After completing this unit, you should be able to:


- Build stimulus generator class by inheriting from uvm sequence
- Execute sequence explicitly and implicitly

### **UVM Transaction Flow - Continued**

Focused on sequence



#### **Stimulus Generation Classes**



# **Sequence Class**

- The stimulus generator in UVM is called a sequence
- User sequence must extended from uvm\_sequence class and parameterized to the transaction type to be generated
  - Two handles are available:
    - req for request to driver and
    - rsp for response back from driver

The second parameter defaults to first parameter if not specified

```
uvm_squence #(REQ, RSP)

REQ req

RSP rsp

get_response()
```

```
class packet_sequence extends uvm_sequence #(packet);
  `uvm_object_utils(packet_sequence)
  function new(string name = "packet_sequence");
    super.new(name);
  endfunction
  // see next slide
    The string argument in constructor must have
    a default value, typically the class name
```

# **Generate Transactions in Sequence Class**

#### Sequence functional code resides in body () task

- `uvm\_do creates, randomizes and passes transaction to driver through sequencer
- `uvm\_do\_with is the same as `uvm\_do but with additional constraints
- Optional <u>get\_response()</u> retrieves response from driver through sequencer
  - ◆ See appendix for response implementation

# **User Can Manually Create and Send Item**

`uvm\_do macro effectively implements the following:


```
// * - Equivalent code, not actual code
`define uvm_do(UVM_SEQ_ITEM) \
   `uvm_create(UVM_SEQ_ITEM) \
   start_item(UVM_SEQ_ITEM); \
   UVM_SEQ_ITEM.randomize(); \
   finish_item(UVM_SEQ_ITEM);
```

User can manually execute the methods:

```
virtual task body();
// Instead of `uvm_do_with(req, {da == 3;})
// User can call these mechanisms individually
   `uvm_create(req); // constructs sequence item and sets association with sequence
   start_item(req); // wait for parent sequencer to get request from driver
   req.randomize() with {da == 3};
   finish_item(req); // use parent sequencer to pass item to driver and wait for done
   endtask
```


### `uvm\_do Macro Interaction Detailed

#### Pseudo code illustration:



## Sequence Execution: Starting a Sequence

Sequences are executed in task phases



Sequence executes when its start() method is called

## start() Method in Sequence Class

■ The start() method calls the body() method in turn in the order shown below

```
start() {
  pre_start() (task) // UVM-1.1
  pre_body() (task) // UVM-1.0
  body() (task) // Your stimulus generation code
  post_body() (task) // UVM-1.0
  post_start() (task) // UVM-1.1
}
```

The purpose of the pre/post hook/callback methods is explained in the upcoming slides

## Sequence Execution Methodologies

#### There are two ways to execute a sequence

- Explicitly
  - Test writer must create the sequence object then call the start() method

```
packet_sequence seq;
seq = packet_sequence::type_id::create("seq", this);
seq.start(env.agt.sqr);
```

- Implicitly
  - Test writer just populate the uvm\_config\_db with the intended sequence execution
    - Can be done in test code or via run-time switch
  - ◆ The sequencer will pick it up from the uvm\_config\_db, create the sequence object and call the start() method automatically

## **Explicit Sequence Execution**

```
class test base extends uvm test;
                                                             Construct
               // Other code not shown
                                                             sequence
               virtual task main phase (uvm phase phase);
                                                              object
                 packet sequence seq;
                 phase.raise objection(this);
Raise and drop
                 seq = packet sequence::type id::create("seq", this);
phase objection
                 seq.randomize(); // optional
                 seq.start(env.agt.sqr);
                                                      Execute
                 phase.drop objection(this);
                                                     sequence
               endtask
             endclass
```

- Only do this in test!
  - Simple to implement but hard to control and reuse
- Must implement the phase method
- Must raise and drop phase objection in phase method
- Must call sequence's start() method and specify a chosen sequencer


4-12

# Implicit Sequence Execution (1/2)

- Populate uvm\_config\_db with sequence to be executed by the chosen sequencer in phase specified
  - Set configuration in build phase
  - Can be done in environment class or test class
  - Can be overridden in higher layer structure or derived class
    - e.g. configuration in test overrides environment's configuration
- Recommended Methodology
  - Requires more code in sequence class (coming up)

# Implicit Sequence Execution (2/2)

#### Automatically happens in the configured phase:



In implicit sequence execution, the required sequence execution steps are done for you by the sequencer automatically

to the **phase** is equivalent to the **phase** handle in the component class's phase method (use is explained in next few slides)

```
// From explicit sequence execution
virtual task main_phase(uvm_phase phase);
   phase.raise_objection(this);
   ...;
   phase.drop_objection(this);
endtask
```

# Implicit Sequence Execution and Objection

In implicit sequence execution, no phase objections are raised or dropped in test

Cannot raise or drop phase objection for sequence execution in **build\_phase** 

- The sequence must manage objection!
  - Implementations in UVM-1.1 and UVM-1.2 are different!



Shown in the next few slides

### **UVM-1.1 Sequence Phase Objection**

- Where to raise and drop phase objection in sequence?
  - A uvm\_phase handle called starting\_phase is built-in to the uvm\_sequence base class
  - Use this handle to raise phase objection in pre\_start()
  - Then, drop phase objection in post\_start()

### **UVM-1.2 Sequence Phase Objection**

- Where to raise and drop phase objection in sequence?
  - starting phase handle access has been deprecated

```
task packet_sequence::pre_start();
  if ((get_parent_sequence() == null) && (starting_phase != null))
    starting_phase.raise_objection(this, "Starting");
endtask
```

- Replaced by get starting phase() method
  - Still too much of a headache because you still need to implement pre start() and post start() methods
- A better way is to automate this with a new UVM-1.2 method called set automatic phase objection()
  - ◆ Argument of "1" turns it on, "0" turns it off

```
function packet_sequence::new(string name = "packet_sequence");
  super.new(name);
  set_automatic_phase_objection(1); // UVM-1.2 Only!
endfunction
```

#### Code That Can Work in UVM-1.1 and UVM-1.2


#### Use UVM VERSION to be compile-able under either version

```
function packet sequence::new(string name = "packet sequence");
  super.new(name);
  `ifdef UVM POST VERSION 1 1
                                             uvm pkg provides compile-
   set automatic phase objection(1);
                                            time switches to let you figure
  `endif
                                              out which version of UVM
endfunction
                                                you are compiling for
`ifdef UVM VERSION 1 1
task packet sequence::pre start();
  if ((get parent sequence() == null) && (starting phase != null))
    starting phase.raise objection(this);
endtask
task packet sequence::post start();
  if ((get parent sequence() == null) && (starting phase != null))
    starting phase.drop objection(this);
endtask
`endif
```

### **Lab 2 Introduction**



#### Implement transaction and sequence classes



# Sequence with randc Transaction Property

`uvm do macro does not support randc behavior

```
class transaction extends uvm sequence item;
  randc bit[3:0] value;
endclass
          class t sequence extends uvm sequence # (transaction);
            virtual task body();
               repeat(10) begin
                                          Does <u>not</u> work for randc!
                 `uvm do(req);
               end
                                     uvm do always creates a new object
            endtask
                                     randc requires randomization on the
          endclass
                                                same object
```

Implement discrete code :

```
virtual task body(); transaction rand obj;
  rand obj = transaction::type id::create("rand obj");
  repeat(10) begin
    `uvm create(reg);
    start item(req);
                               Randomize same object
    rand obj.randomize();
    req.copy(rand obj);
                                  Pass a copy of the
    finish item(req);
                                   object to driver
  end
endtask
```

# **Creating a Sequence of Related Items**

```
handles[0]
class packet scenario extends sequence base;
                                                                            sa:5
  // macro and constructor not shown
                                                         handles[1]
                                                                            sa:6
  int item count = 10;
                                                         handles[2]
  rand packet handles[];
                                                         handles[3]
                                                                            sa:7
  constraint array constraint {
                                                         handles[4]
    foreach(handles[i]) {
                                                                            sa:8
       (i > 0) \rightarrow handles[i].sa == handles[i-1].sa + 1;
                                                                            sa:9
  } }
                                         Use array of rand sequence
  function void pre randomize();
                                         items to simplify defining
    super.pre randomize();
                                         relationship via constraint
    handles = new[item count];
    foreach(handles[i]) begin
      `uvm create (handles[i]); // create transaction objects
    end
  endfunction
  virtual task body();
    foreach (handles[i]) begin
       `uvm send(handles[i]); // only executes start_item() and finish_item()
    end
  endtask
endclass
```

## **Nested Sequences**

#### Sequences can be nested

```
class noise sequence extends sequence base; // other code
  virtual task body();
  class burst sequence extends sequence base; // other code
    virtual task body();
   class congested sequence extends sequence base; // other code
e
     virtual task body();
        class nested sequence extends sequence base;
  е
          // utils macro and constructor not shown
      en
          noise sequence noise;
   endc
          burst sequence burst;
          congested sequence congestion;
          virtual task body();
             `uvm do(noise);
                                     `uvm_do macro also
             `uvm do(burst);
                                     applies to sequences
             `uvm do(congestion);
          endtask
        endclass
```

## Implicit Sequence Execution Overrides

 Default test (test\_base) executes default sequence specified by embedded environment

Test writer can override or turn this off in tests

## Implicit Sequence Execution at Phases

#### Sequences be targeted for a chosen phase

Typically done at the testcase level

```
class simple_seq_RST extends sequence_base;

class simple_seq_CFG extends sequence_base;

class simple_seq_MAIN extends sequence_base;
```

## **Unit Objectives Review**

Having completed this unit, you should be able to:

- Build stimulus generator class by inheriting from uvm\_sequence
- Execute sequence explicitly and implicitly

# **Appendix**

**Sequence Macros** 

**Sequence Priority/Weight** 

**Sequencer-Driver Response Port** 

**Out-Of-Order Sequencer-Driver Port** 

# **Sequence Macros**

## **Sequence Macros**

#### Please read UVM class reference document for details

```
`uvm create(SEQ OR ITEM)
`uvm do(SEQ OR ITEM)
`uvm do pri(SEQ OR ITEM, PRIORITY)
`uvm do with (SEQ OR ITEM, CONSTRAINTS)
`uvm do pri with (SEQ OR ITEM, PRIORITY, CONSTRAINTS)
`uvm create on (SEQ OR ITEM, SQR)
`uvm do on(SEQ OR ITEM, SQR)
`uvm do on pri(SEQ OR ITEM, SQR, PRIORITY)
`uvm do on with (SEQ OR ITEM, SQR, CONSTRAINTS)
`uvm do on pri with(SEQ_OR_ITEM, SQR, PRIORITY, CONSTRAINTS)
`uvm send(SEQ OR ITEM)
`uvm send pri(SEQ OR ITEM, PRIORITY)
`uvm rand send(SEQ OR ITEM)
`uvm rand send pri(SEQ OR ITEM, PRIORITY)
`uvm rand send with (SEQ OR ITEM, CONSTRAINTS)
`uvm rand send pri with (SEQ OR ITEM, PRIORITY, CONSTRAINTS)
`uvm create seq(UVM SEQ, SQR CONS IF)
`uvm do seq(UVM SEQ, SQR CONS IF)
`uvm do seq with (UVM SEQ, SQR CONS IF, CONSTRAINTS)
```

# **Sequence Priority/Weight**

# **Sequence Priority/Weight**

#### Sequences can be assigned priority/weight

```
class nested sequence extends sequence base;
  // utils macro and other code not shown
  virtual task body();
    uvm sequencer base sqr = get sequencer();
    sqr.set arbitration (SEQ ARB STRICT FIFO)
    fork
      `uvm do pri(noise, 1000);
                                         Must set arbitration
      `uvm do pri(burst, 50);
                                    (Defaults to SEQ_ARB_FIFO)
      `uvm do(congestion);
    join
            Defaults to priority/weight of 100
  endtask
endclass
             Higher value has higher priority
```

```
SEQ_ARB_FIFO Requests are granted in FIFO order (default)

SEQ_ARB_WEIGHTED Requests are granted randomly by weight

SEQ_ARB_RANDOM Requests are granted randomly

SEQ_ARB_STRICT_FIFO Requests at highest priority granted in fifo order

SEQ_ARB_STRICT_RANDOM Requests at highest priority granted randomly

SEQ_ARB_USER Arbitration is delegated to the user-defined function, user_priority_arbitration()
```

# **Sequencer-Driver Response Port**

# **Sequencer-Driver Response Port**

Driver can send response back to sequence

```
packet_sequence
               task body();
                                                            body()
                 repeat (item count) begin
                                                          `uvm do(req)
                    `uvm do(req);
                                                       get response(rsp)
                    get response(rsp);
    Retrieve
                    // process response
    response
                                                           Sequencer
                 end
               endtask
class driver extends uvm driver # (packet);
                                                         run phase()
 task run phase (uvm phase phase);
                                                       get next item(req)
  forever begin
                                                       send(reg)
   seq item port.get next item(req);
                                                       item done()
   send (req);
                                                       put response (rsp)
                                                                        Optional
   rsp = packet::type id::create("rsp", this);
                                                            Driver
   rsp.set id info(req);
                                                                        response
                                               Copy
   // set rsp response
   seq item port.item done();
                                            response id
   seq item port.put response(rsp);
                                            (required!)
  end
 endtask
                          Set response
endclass
```

# **Out-Of-Order Sequencer-Driver Port**

# Sequence with Out-Of-Order Response (1/2)

```
class packet sequence extends packet sequence base;
 packet pkt req[int];
 packet rand obj = packet::type id::create("rand obj");
 task body();
    repeat(item count) begin
                                   throttle traffic
      wait(pkt_req.size() < 5); <
      `uvm create(req);
      start item(req);
                                          Stores what the driver
      if (!rand obj.randomize()) ...;
                                             is operating on
      req.copy(rand obj);
      finish item(req);
      pkt req[req.get transaction id()] = req;
      fork
        packet in driver = req;
                                             Wait for sepecific
        process rsp(in driver); -
                                           transaction response
      join none // see next slide
    end
    wait(pkt in drv.size() == 0);
                                       Block until array is empty
  endtask
endclass
```

# Sequence with Out-Of-Order Response (2/2)

```
virtual task process_rsp(packet in_driver);
    packet from_driver;
    get_response(from_driver, in_driver.get_transaction_id());
    // process response
    pkt_in_drv.delete(from_driver.get_transaction_id());
    endtask
endclass

Remove response from
    in-operation array
```

retrieve response

# **Out-Of-Order Driver (1/2)**

- Need a queue to store transactions
- Implement thread to get transactions from sequence (next slide)
- Implement thread to execute transaction in the desired order (next slide)

# Out-Of-Order Driver (2/2)

```
virtual task get item()
                               Get transaction
  forever begin
    seq item port.get next item(req);
    accept tr(req);
                                                 // transaction accepted
    pkt_q.push_back(req); ___
                                   Store transaction
    seq item port.item done();
                                       in queue
  end
endtask
virtual task execute item();
  forever begin
                                      Wait for transaction
    int index:
                                          to process
    index = $urandom range(pkt q.size()-1);
    begin tr(pkt q[index]);
                                                 // transaction recording starts
    // process transaction code left off
    seq item port.put response(pkt q[index]); // indicate tranaction completed
                                                 // transaction recording ends
    end tr(in use);
    pkt q.delete(index);
                              Indicate which transaction
  end
                              has completed processing
endtask
```

Requires +define+UVM\_DISABLE\_AUTO\_ITEM\_RECORDING<sub>4-3</sub>