Agenda: Day 3



UVM Advanced Sequence/Sequencer
 UVM Phasing and Objections
 UVM Register Abstraction Layer (RAL)
 Summary

Key Elements of UVM

- Methodology
- Scalable architecture
- Standardized component communication
- Customizable component phase execution
- Flexible components configuration
- Flexible component search & replace
- Reusable register abstraction
- Command line debug

UVM Methodology Guiding Principles

Top-down implementation methodology


Emphasizes "Coverage Driven Verification"

Maximize design quality

- More testcases
- More checks
- Less code


Approaches

- Reuse
 - Across tests
 - Across blocks
 - Across systems
 - Across projects
- One verification environment, many tests
- Minimize test-specific code



Scalable Architecture


Interface based agent enables block to system reuse



12-4

Standardized Component Communication


■ TLM, TLM 1.0, TLM 2.0



Customizable Component Phase Execution

Component phases are synchronized

- Ensures correctly organized configuration and execution
- Can be customized



Flexible Components Configuration (1/2)

uvm_config_db#(_type)::get(...)

```
class driver extends ...; // simplified code
    virtual router_io vif;
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if (!uvm_config_db#(virtual router_io)::get(this, "", "vif", vif))
            `uvm_fatal("CFGERR", "Driver DUT interface not set");
        endfunction
endclass
```

uvm config db#(type)::set(...)

```
class test_base extends ...; // simplified code
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    uvm_config_db#(virtual router_io)::set(this, "env.*", "vif", vif);
    endfunction
endclass
```

Flexible Components Configuration (2/2)


- Sequence execution phase can be specified
 - uvm_config_db#(...)::set(...) executes sequence in chosen phase

```
class reset_sequence extends uvm_sequence#(reset_tr); // other code not shown
  function new(string name="reset_sequence");
    super.new(name);
    set_automatic_phase_objection(1); // UVM-1.2 Only
    endfunction
    virtual task body();
       `uvm_do(req);
    endtask
endclass
```

Flexible Component Search & Replace

```
Simulate with:
class test new extends test base;
                                            simv +UVM TESTNAME=test new
  `uvm component utils(test new)
  virtual function void build phase (uvm phase phase);
    super.build phase (phase);
    set inst override by type("env.agt", agent::get type(),
                                           new agt::get type());
  endfunction
               Use component hierarchical path
                                                                simv
endclass
               to do component overrides
                                                              uvm root
                                                             run test()
class environment extends uvm env; ...
  virtual function void build phase (uvm phase phase);
    super.build phase(phase);
                                                              test new
    agt = agent::type id::create("agt", this);
                                                           "uvm test top"
  endfunction
                                     create() used to
endclass
                                      build component
                                                            environment
class new agt extends agent;
                                                                "env"
  `uvm component utils (new agt)
  function new(string name, uvm component parent);
  virtual task class task(...);
                                                               new agt
    // modified component functionality
                                                                "agt"
  endtask
                        Modify operation
endclass
```

Standardized Register Abstraction



UVM Command Line Options (1/2)

+UVM_VERBOSITY=<verbosity>
+UVM_TIMEOUT=<timeout>,<overridable>
+UVM_MAX_QUIT_COUNT=<count>,<overridable>
+UVM_PHASE_TRACE
+UVM_OBJECTION_TRACE
+UVM_CB_TRACE_ON
+UVM_CONFIG_DB_TRACE
+UVM_RESOURCE_DB_TRACE

+UVM DUMP CMDLINE ARGS

UVM Command Line Options (2/2)

```
+uvm_set_verbosity=<comp>,<id>,<verbosity>,<phase>
+uvm_set_verbosity=<comp>,<id>,<verbosity>,time,<time>
+uvm_set_action=<comp>,<id>,<severity>,<action>
+uvm_set_severity=<comp>,<id>,<current severity>,<new severity>
+uvm_set_inst_override=<req_type>,<override_type>,<full_inst_path>
+uvm_set_type_override=<req_type>,<override_type>[,<replace>]
+uvm_set_config_int=<comp>,<field>,<value>
+uvm_set_config_string=<comp>,<field>,<value>
+uvm_set_default_sequence=<seqr>,<phase>,<type> // UVM-1.2 Only
```

Getting Help

Code examples:

\$VCS_HOME/doc/examples/uvm

Solvnet:

www.solvnet.synopsys.com

VCS support:

vcs_support@synopsys.com


Synopsys verification video & SNUG:

- http://www.synopsys.com/Support/Training/Pages/ces-training-videos-2016.aspx
- https://www.youtube.com/user/synopsys
- www.snug-universal.org

Lab 6 Introduction



Implement RAL



That's all Folks!

