SystemVerilog Interfaces

Gi-Yong Song Chungbuk National University, Korea


SystemVerilog

SystemVerilog extends the Verilog language with a powerful interface construct. Interfaces offer a new paradigm for modeling abstraction. The use of interfaces can simplify the task of modeling and verifying large, complex designs.

Interface concepts

The Verilog language connects modules together through module ports. This is a detailed method of representing the connections between blocks of a design that maps directly to the physical connections that will be in the actual hardware.

For large designs, however, using module ports to connect blocks of a design together can become tedious and redundant



Block diagram of a simple design

```
test generator test gen (
    // main bus ports
    .data(data),
                                               main bus connections
    .address (address),
    .mem read(mem read),
    .mem write (mem write),
    // other ports
    .clock(clock),
    .resetN(resetN),
    .test mode(test mode)
  instruction reg ir (
    .program address (program address),
    .instruction(instruction),
    .jump address(jump address),
    .next instruction (next instruction),
    .clock(clock),
    .resetN(resetN)
  );
endmodule
```

Verilog module interconnections for a simple design

```
processor proc1 (
  // main bus ports
  .data(data),
  .address (address),
  .slave instruction(slave instruction),
                                              signals for main bus mu
  .slave request(slave request),
                                              be individually connecte
  .bus grant (bus grant),
                                              to each module instance
  .mem read (mem read) ,
  .mem write (mem write),
  .bus request (bus request),
  .slave ready(slave ready),
  // other ports
  .jump address(jump address),
  .instruction(instruction),
  .clock(clock),
  .resetN(resetN),
  .test mode(test mode)
slave slave1 (
  // main bus ports
  .data(data),
  .address (address),
  .bus request (bus request),
  .slave ready(slave ready),
                                              main bus connections
  .mem read(mem read),
  .mem write (mem write),
  .slave instruction(slave instruction),
  .slave request(slave request),
  .bus grant (bus grant) ,
  .data ready (data ready),
  // other ports
  .clock(clock),
  .resetN(resetN)
);
dual port ram ram (
  // main bus ports
  .data(data),
  .data ready (data ready),
                                              main bus connections
  .address (address),
  .mem read(mem read),
  .mem write (mem write),
  // other ports
  .program address(program address),
  .data b(next instruction)
                                                      6
```

```
/************** Module Definitions **********
module processor (
    // main bus ports
    inout wire [15:0] data,
    output reg [15:0] address,
    output reg [ 3:0] slave instruction,
                                             ports for main bus must
                       slave request,
    output reg
                                             be individually declared in
    output reg
                       bus grant,
                                             each module definition
    output wire
                       mem read,
    output wire
                       mem write,
    input wire
                       bus request,
                       slave ready,
    input wire
    // other ports
    output reg [15:0] jump address,
    input wire [ 7:0] instruction,
    input wire
                       clock.
    input wire
                       resetN.
    input wire
                       test mode
  ... // module functionality code
endmodule
```

```
module instruction_reg (
    output reg [15:0] program_address,
    output reg [7:0] instruction,
    input wire [15:0] jump_address,
    input wire [7:0] next_instruction,
    input wire clock,
    input wire resetN
);
... // module functionality code
endmodule
```

```
module slave (
    // main bus ports
    inout wire [15:0] data,
    inout wire [15:0] address.
    output reg
                       bus request,
    output reg
                       slave ready,
                                              main bus port
    output wire
                       mem read,
                                              declarations
    output wire
                       mem write,
    input wire [ 3:0] slave instruction,
    input wire
                       slave request,
    input wire
                       bus grant,
                       data ready,
    input wire
    // other ports
    input wire
                       clock,
    input wire
                       resetN
  ... // module functionality code
endmodule
module dual port ram (
    // main bus ports
    inout wire [15:0] data,
                                              main bus port
    output wire
                       data ready,
                                              declarations
    input wire [15:0] address,
    input tri0
                       mem read,
    input tri0
                       mem write,
   // other ports
    input wire [15:0] program_address,
    output reg [ 7:0] data b
 );
  ... // module functionality code
endmodule
module test generator (
    // main bus ports
    output wire [15:0] data,
                                              main bus port
    output reg [15:0] address,
                                              declarations
    output reg
                       mem read,
    output reg
                       mem write,
    // other ports
    input wire
                       clock,
    input wire
                       resetN,
    input wire
                       test mode
                                                7
  ... // module functionality code
```

endmodule

Disadvantages of Verilog's module ports

- Declarations must be duplicated in multiple modules.
- Communication protocols must be duplicated in several modules.
- There is a risk of mismatched declarations in different modules.
- A change in the design specification can require modifications in multiple modules.

Advantages of SystemVerilog interfaces

SystemVerilog adds a powerful new port type to Verilog, called an interface. An interface allows a number of signals to be grouped together and represented as a single port. The declarations of the signals that make up the interface are contained in a single location.

Each module that uses these signals then has a single port of the interface type, instead of many ports with the discrete signals.

```
interface main bus;
  wire [15:0] data;
  wire [15:0] address;
  logic [ 7:0] slave instruction;
  logic
               slave request;
                                          signals for main bus are
               bus_grant;
  logic
                                          defined in just one place
  logic
               bus request;
  logic
               slave ready;
  logic
               data ready;
                                              .program address(program address),
  logic
               mem read;
  logic
                                              .data b(next instruction)
               mem write;
endinterface
                                              test generator test gen (
/************* Top-level Netlist
                                              // main bus ports
                                                                                    main bus connections
module top (input logic clock, resetN, te
                                              .bus(bus), // interface connection
  logic [15:0] program address, jump addr
                                              // other ports
  logic [ 7:0] instruction, next instruct
                                              .clock(clock),
                                              .resetN(resetN),
  main bus bus (); // instance of an in
                                              .test mode(test mode)
                     // (instance name is
  processor proc1 (
                                            instruction reg ir (
    // main bus ports
                                              .program address(program address),
    .bus(bus), // interface connection
                                              .instruction(instruction),
    // other ports
                                              .jump address(jump address),
    .jump address(jump address),
                                              .next_instruction(next_instruction),
    .instruction(instruction),
                                              .clock(clock),
    .clock(clock),
                                               .resetN(resetN)
    .resetN(resetN),
    .test mode(test mode)
                                          endmodule
                                                            SystemVerilog module interconnections using interfaces
  slave slave1 (
    // main bus ports
                                                                                              11
    .bus(bus), // interface connection
                                         main bus connections
    // other ports
    .clock(clock).
```

```
module dual port ram (
                                                                 // main bus interface port
/************** Module Definitions *****
                                                                                                 main bus port declaration
                                                                 main bus bus, // interface port
module processor (
                                                                 // other ports
                                                                 input logic [15:0] program address,
    // main bus interface port
                                              each module defir
                                                                 output logic [ 7:0] data b
    main bus bus, // interface port
                                               single port for ma
    // other ports
                                                               ... // module functionality code
    output logic [15:0] jump_address,
                                                             endmodule
    input logic [ 7:0] instruction,
                                                             module test generator (
    input logic
                           clock,
                                                                 // main_bus interface port
    input logic
                           resetN,
                                                                 main_bus bus, // interface port | main_bus port declaration
    input logic
                           test mode
                                                                 // other ports
                                                                 input logic
                                                                                   clock,
                                                                 input logic
                                                                                   resetN,
  ... // module functionality code
                                                                 input logic
                                                                                  test mode
endmodule
                                                               ... // module functionality code
                                                             endmodule
module slave (
    // main bus interface port
                                                             module instruction reg (
                                             main_bus port dec
    main_bus bus, // interface port
                                                                 output logic [15:0] program address,
                                                                 output logic [ 7:0] instruction,
    // other ports
                                                                 input logic [15:0] jump address,
    input logic
                           clock,
                                                                 input logic [ 7:0] next_instruction,
    input logic
                           resetN
                                                                 input logic
                                                                                   clock.
  );
                                                                 input logic
                                                                                   resetN
  ... // module functionality code
                                                               ... // module functionality code
endmodule
                                                             endmodule
```

In example above, all the signals that are in common between the major blocks of the design have been encapsulated into a single location—the interface declaration called main_bus

The top-level module and all modules that make up these blocks do not repetitively declare these common signals. Instead, these modules simply use the interface as the connection between them.

SystemVerilog interface contents

- The discrete signal and ports for communication can be defined in one location, the interface
- Communication protocols can be defined in the interface.
- Protocol checking and other verification routines can be built directly into the interface.

Differences between modules and interface(1)

Unlike a module, an interface cannot contain instances of modules or primitives that would create a new level of implementation hierarchy.

Differences between modules and interface(2)

An interface can be used as a module port, which is what allows interfaces to represent communication channels between modules. It is illegal to use a module in a port list.

Differences between modules and interface(3)

An interface can contain modports, which allow each module connected to the interface to see the interface differently.

```
/****************** Interface Definitions *************/
interface main bus (input logic clock, resetN, test mode);
                                                                    processor procl (
 wire [15:0] data;
                                    discrete signals are inputs
 wire [15:0] address;
                                                                      // main bus ports
                                    to the interface
 logic [ 7:0] slave instruction;
                                                                      .bus(bus), // interface connection
 logic
              slave request;
                                                                      // other ports
 logic
              bus grant;
                                                                      .jump address(jump address),
 logic
              bus request;
                                                                      .instruction(instruction)
                                                                                                       discrete signals do not need to be connected
 logic
              slave ready;
                                                                                                       to each design block instance
 logic
              data ready;
                                                                   );
 logic
              mem read;
 logic
               mem write;
endinterface
                                                                 /*** remainder of netlist and module definitions are not
/***************** Top-level Netlist ******
                                                                 /*** listed - they are similar to example 10-2, but
                                                                                                                                    ***/
module top (input logic clock, resetN, test mode);
                                                                 /*** clock and resetN do not need to be passed to each
                                                                                                                                    ***/
 logic [15:0] program address, jump address;
                                                                 /*** module instance as discrete ports.
 logic [ 7:0] instruction, next instruction;
 main bus bus ( // instance of an interface
   .clock(clock),
                               discrete signals are connected to the inter-
   .resetN(resetN),
                               face instance
    .test mode(test mode)
 );
```

The interface definition for main_bus, with external inputs

19

```
/****************** Interface Definitions ************
interface main bus (input logic clock, resetN, test mode);
  wire [15:0] data;
  wire [15:0] address;
  logic [ 7:0] slave instruction;
  logic
                slave request;
  logic
                bus grant;
  logic
                bus request;
  logic
                slave ready;
  logic
                data ready;
  logic
                mem read;
  logic
                mem write;
endinterface
/******************** Top-level Netlist **************/
module top (input logic clock, resetN, test mode);
  logic [15:0] program address, jump address;
  logic [ 7:0] instruction, next instruction, data b;
  main bus
                  bus
                                       .* port connections can significantly
                           ( .* );
                  proc1
                                      reduce a netlist (compare to netlist in
  processor
  slave
                  slave1
                           ( .* );
                                      example 10-2 on page 270).
                           ( .* );
  instruction reg ir
  test generator test gen ( .* );
                           ( .*, .data b(next instruction) );
  dual port ram
                  ram
endmodule
/*** remainder of netlist and module definitions are not
/*** listed - they are similar to example 10-2, but
                                                           ***/
/*** clock and resetN do not need to be passed to each
                                                           ***/
/*** module instance as discrete ports.
                                                           ***/
```

Using interfaces with .* connections to simplify complex netlists

Using interface as module ports

With SystemVerilog, a port of a module can be declared as an interface type, instead of the Verilog input, output or inout port directions.

Explicitly named interface ports

```
module <module_name> (<interface_name> <port_name>);

For example:
    interface chip_bus;
    ...
    endinterface

module CACHE (chip_bus pins, // interface port input clock);
    ...
endmodule
```

Generic interface ports

```
module slave (
   // main bus interface port
   main bus bus
   // other ports
  );
 // internal signals
 logic [15:0] slave data, slave address;
 logic [15:0] operand A, operand B;
 logic
              mem select, read, write;
  assign bus.address = mem select? slave address: 'z;
 assign bus.data = bus.slave ready? slave data: 'z;
 enum logic [4:0] {RESET = 5'b00001,
                   START = 5'b00010,
                   REQ DATA = 5'b00100,
                   EXECUTE = 5'b01000,
                    DONE
                            = 5'b10000} State, NextState;
  always ff @ (posedge bus.clock, negedge bus.resetN) begin: FSM
   if (!bus.resetN) State <= START;</pre>
   else
                    State <= NextState;
  end
 always comb begin : FSM decode
   unique case (State)
     START:
               if (!bus.slave request) begin
                 bus.bus request = 0;
                 NextState = State;
               end
               else begin
                 operand A
                              = bus.data;
                 slave address = bus.address;
                 bus.bus request = 1;
                 NextState = REQ DATA;
               end
      ... // decode other states
   endcase
  end: FSM decode
                                                                      24
endmodule
```

Interface modports

SystemVerilog interfaces provide a means to define different views of the interface signals that each module sees on its interface port.

The definition is made within the interface, using the **modport** keyword. *Modport* is an abbreviation for *module port*.

```
interface chip bus (input logic clock, resetN);
 logic interrupt_request, grant, ready;
 logic [31:0] address;
 wire [63:0] data;
 modport master (input interrupt_request,
                 input address,
                 output grant, ready,
                 inout data,
                 input clock, resetN);
 modport slave
                 (output interrupt request,
                  output address,
                  input grant, ready,
                  inout data,
                  input clock, resetN);
endinterface
```

Specifying which modport view to use

- As part of the interface connection to a module instance
- As part of the module port declaration in the module definition

```
interface chip bus (input logic clock, resetN);
 modport master (...);
modport slave (...);
endinterface
module primary (interface pins); // generic interface port
endmodule
module secondary (chip bus pins); // specific interface port
endmodule
module chip (input logic clock, resetN);
 chip bus bus (clock, resetN); // instance of an interface
 primary il (bus.master); // use the master modport view
  secondary i2 (bus.slave); // use the slave modport view
endmodule
```

Selecting which modport to use at the module instance

```
interface chip bus (input logic clock, resetN);
  modport master (...);
 modport slave (...);
endinterface
module primary (chip bus.master pins); // use master modport
endmodule
module secondary (chip bus.slave pins); // use slave modport
endmodule
module chip (input logic clock, resetN);
  chip bus bus (clock, resetN); // instance of an interface
  primary il (bus); // will use the master modport view
  secondary i2 (bus); // will use the slave modport view
endmodule
```

Selecting which modport to use at the module definition

Using modports to different sets of connections

In a more complex interface between several different modules, it may be that not every module needs to see the same set of signals within the interface.

Modports make it possible to create a customized view of the interface for each module connected.

```
/******************* Interface Definitions *************/
interface main bus (input logic clock, resetN, test mode);
  wire [15:0] data;
 wire [15:0] address;
 logic [ 7:0] slave instruction;
              slave request;
  logic
              bus grant;
  logic
              bus request;
  logic
  logic
              slave ready;
 logic
              data_ready;
  logic
               mem read;
  logic
              mem write;
  modport master (inout data,
                 output address,
                  output slave instruction,
                  output slave request,
                  output bus grant,
                 output mem read,
                 output mem write,
                 input bus request,
                 input slave ready,
                 input data ready,
                 input clock,
                 input resetN,
                 input test mode
 modport slave
                 (inout data,
                  inout address,
                  output mem read,
                  output mem write,
                  output bus request,
                  output slave ready,
                 input slave instruction,
                 input slave request,
                 input bus_grant,
                 input data ready,
```

```
input clock,
                 input resetN
                );
 modport mem
                (inout data,
                 output data ready,
                 input address,
                 input mem read,
                 input mem write
                );
endinterface
/******************* Top-level Netlist **************
module top (input logic clock, resetN, test mode);
 logic [15:0] program address, jump address;
 logic [ 7:0] instruction, next instruction, data b;
 main bus
                         ( .* ); // instance of an interface
                 bus
                 proc1 (.bus(bus.master), .*);
 processor
                 slavel (.bus(bus.slave), .*);
  slave
 instruction reg ir
                         ( .* );
  test generator test gen (.bus(bus),
  dual port ram
                         (.bus(bus.mem), .*,
                 ram
                           .data b(next instruction) );
endmodule
/*** remainder of netlist and module definitions are not
                                                        ***/
/*** listed - they are similar to example 10-2, but
                                                        ***/
/*** clock and resetN do not need to be passed to each
                                                        ***/
/*** module instance as discrete ports.
                                                        ***/
```

Interface methods

SystemVerilog allows tasks and functions to be declared within an interface. These tasks and functions are referred to as *interface methods*.

The code for communication between modules is only written once, as interface methods, and shared by each module connected using the interface.

Within each module, the interface methods are called, instead of implementing the communication protocol functionality within the module.

Importing interface methods

If the interface is connected via a modport, the method must be specified using the **import** keyword. The import definition is specified within the interface, as part of a modport definition.

- □ Import using just the task or function name
- Import using a full prototype of the task or function

Import using a task or function name

Import using a task or function prototype

```
interface math bus (input logic clock, resetN);
  int a int, b int, result int;
  real a real, b real, result real;
  task IntegerRead (output int a int, b int);
    ... // do handshaking to fetch a and b values
  endtask
  task FloatingPointRead (output real a real, b real);
    ... // do handshaking to fetch a and b values
  endtask
 modport int io (import IntegerRead,
                  input clock, resetN,
                  output result int);
                (import FloatingPointRead,
 modport fp io
                  input clock, resetN,
                  output result real);
endinterface
```

```
/****************** Top-level Netlist *************/
module dual mu (input logic clock, resetN);
  math bus bus a (clock, resetN); // 1st instance of interface
  math bus bus b (clock, resetN); // 2nd instance of interface
  integer math unit il (bus a.int io);
   // connect to interface using integer types
  floating point unit i2 (bus b.fp io);
   // connect to interface using real types
endmodule
/**************** Module Definitions *************/
module integer math unit (interface io);
  int a reg, b reg;
  always @ (posedge io.clock)
   begin
      io.IntegerRead(a reg, b reg); // call method in
                                    // interface
      ... // process math operation
    end
endmodule
module floating point unit (interface io);
  real a reg, b reg;
  always @ (posedge io.clock)
   begin
     io.FloatingPointRead(a reg, b reg); // call method in
                                        // interface
      ... // process math operation
    end
endmodule
```

Exporting tasks and functions

SystemVerilog interfaces and modports provide a mechanism to define a task or function in one module, and then export the task or function through an interface to other modules.

Exporting a task or function to the entire interface

A task or function can also be exported to an interface without using a modport.

This is done by declaring an **extern** prototype of the task or function within the interface.

Exporting a function from a module through an interface modport

```
interface chip bus (input logic clock, resetN);
 logic
             request, grant, ready;
 logic [63:0] address, data;
 extern function check(input logic
                                    parity,
                       input logic [63:0] data);
 modport master (output request, ...);
 modport slave (input request, ...
                 import function check
                                  (input logic
                                               parity,
                                    input logic [63:0] data) );
 endinterface
module CPU (chip bus.master io);
   function check (input logic parity, input logic [63:0] data);
   endfunction
 endmodule
```

Exporting a function from a module into an interface

Restrictions on exporting tasks and functions

It is illegal to export the same task name from two different modules, or two instances of the same module, into the same interface, unless an **extern** forkjoin declaration is used. The multiple export of a task corresponds to a multiple response to a broadcast.

Parameterized interface

Parameters can be used in interfaces to make vector sizes and other declarations within the interface reconfigurable using Verilog's parameter redefinition constructs.

```
interface math bus #(parameter type DTYPE = int)
                    (input logic clock);
  DTYPE a, b, result; // parameterized types
  task Read (output DTYPE a, b);
    ... // do handshaking to fetch a and b values
  endtask
  modport int io (import Read,
                 input clock,
                 output result);
  modport fp io (import Read,
                 input clock,
                 output result);
endinterface
module top (input logic clock, resetN);
                          bus a(clock); // use int data
  math bus
  math bus (#.DTYPE(real)) bus b(clock); // use real data
  integer math unit il (bus a.int io);
    // connect to interface using integer types
  floating point unit i2 (bus b.fp io);
    // connect to interface using real types
endmodule // end of module top
```

Behavioral and Transaction Level Modeling

Transaction level modeling in SystemVerilog

Whereas behavior level modeling raises the abstraction of the block functionality, transaction level modeling raises the abstraction level of communication between blocks and subsystems, by hiding the details of both control and data flow across interfaces.

In SystemVerilog, a key use of the interface construct is to be able to separate the descriptions of the functionality of modules and the communication between them.

Transaction level modeling is a concept, and not a feature of a specific language,

A fundamental capability that is needed for TLMs is to be able to encapsulate the lower level details of information exchange into function and task calls across an interface. The caller only needs to know what data is sent and returned, with the details of the transmission being hidden in the function/task call.

```
module TopTasks;
  logic [20:0] A;
  logic [15:0] D;
  logic
  parameter
             LOWER = 20'h00000;
  parameter
              UPPER = 20'h7ffff;
  logic [15:0] Mem[LOWER:UPPER];
  task ReadMem(input logic [19:0] Address,
               output logic [15:0] Data,
               output logic
                                   Error);
    if (Address >= LOWER && Address <= UPPER) begin
      Data = Mem[Address];
      Error = 0;
    end
    else Error = 1;
  endtask
```

```
task WriteMem(input logic [19:0] Address,
              input logic [15:0] Data,
              output logic
                                  Error);
 if (Address >= LOWER && Address <= UPPER) begin
   Mem[Address] = Data;
   Error = 0;
  end
  else Error = 1;
endtask
initial begin
  for (A = 0; A < 21'h100000; A = A + 21'h40000) begin
    fork
      #1000;
      WriteMem(A[19:0], 0, E);
    join
    if (E) $display ("%t bus error on write %h", $time, A);
      else $display ("%t write OK %h", $time, A);
    fork
      #1000:
      ReadMem(A[19:0], D, E);
    join
    if (E) $display ("%t bus error on read %h", $time, A);
      else $display ("%t read OK %h", $time, A);
  end
end
```

endmodule : TopTasks

This example gives the following display output:

```
2000 read OK 000000
3000 write OK 040000
4000 read OK 040000
5000 bus error on write 080000
```

1000 write OK 000000

7000 bus error on write 0c0000

8000 bus error on read 0c0000

6000 bus error on read 080000

Transaction level models via interface

This broadcast request with single response can be conveniently modeled with the **extern forkjoin** task construct in SystemVerilog interfaces.

```
module TopTLM;
 Membus Mbus();
 Tester T (Mbus);
 Memory #(.Lo(20'h00000), .Hi(20'h3ffff))
          M1 (Mbus); // lower addrs
 Memory #(.Lo(20'h40000), .Hi(20'h7ffff))
          M2 (Mbus); // higher addrs
endmodule : TopTLM
// Interface header
interface Membus;
 extern forkjoin task ReadMem (input logic [19:0] Address,
                                 output logic [15:0] Data,
                                        bit
                                                     Error);
 extern forkjoin task WriteMem (input logic [19:0] Address,
                                 input logic [15:0] Data,
                                 output bit
                                                     Error);
 extern task Request();
 extern task Relinquish();
endinterface
```

```
// Memory Modules
module Tester (interface Bus);
                                                     // forkjoin task model delays if OK (last wins)
                                                     module Memory (interface Bus);
 logic [15:0] D;
 logic E;
                                                       parameter Lo = 20'h00000;
                                                       parameter Hi = 20'h3ffff;
 int A:
                                                       logic [15:0] Mem[Lo:Hi];
 initial begin
                                                       task Bus.ReadMem(input logic [19:0] Address,
   for (A = 0; A < 21'h100000; A = A + 21'h40000) begin</pre>
                                                                           output logic [15:0] Data,
     fork
                                                                           output logic
                                                                                                   Error);
      #1000;
      Bus.WriteMem(A[19:0], 0, E);
                                                         if (Address >= Lo && Address <= Hi) begin
     join
                                                            #100 Data = Mem[Address];
     if (E) $display ("%t bus error on write %h", $time, A);
                                                            Error = 0:
      else $display ("%t write OK %h", $time, A);
                                                         end
                                                         else Error = 1;
     fork
                                                       endtask
      #1000;
      Bus.ReadMem(A[19:0], D, E);
                                                      task Bus.WriteMem(input logic [19:0] Address,
     join
                                                                         input logic [15:0] Data,
     if (E) $display ("%t bus error on read %h", $time, A);
                                                                         output logic
                                                                                              Error);
      else $display ("%t read OK %h", $time, A);
   end
                                                        if (Address >= Lo && Address <= Hi) begin
                                                          #100 Mem[Address] = Data;
 end
                                                          Error = 0;
                                                        end
endmodule
                                                        else Error = 1;
                                                      endtask
                                                    endmodule
```

This example gives the following display output:

```
1000 write OK 000000

2000 read OK 000000

3000 write OK 040000

4000 read OK 040000

5000 bus error on write 080000

6000 bus error on read 080000

7000 bus error on write 0c0000

8000 bus error on read 0c0000
```

```
module TopArbTLM;
                                                                  task Bus.Request();
                                                                    s.get();
  Membus Mbus();
                                                                  endtask
  Tester T1 (Mbus);
  Tester T2 (Mbus):
 Arbiter A (Mbus);
                                                                  task Bus. Relinquish();
 Memory # (.Lo(20'h00000), .Hi(20'h3ffff)) M1(Mbus);
                                                                    s.put();
 Memory # (.Lo(20'h40000), .Hi(20'h7ffff)) M2(Mbus);
                                                                  endtask
endmodule : TopArbTLM
                                                                endmodule
interface Membus; // repeated from previous example
                                                                module Tester (interface Bus);
                                                                  logic [15:0] D;
  extern forkjoin task ReadMem (input logic [19:0] Address,
                                                                  logic
                                 output logic [15:0] Data,
                                                                  int
                                                                                A:
                                        bit
                                                     Error);
                                                                  initial begin : test block
  extern forkjoin task WriteMem (input logic [19:0] Address,
                                                                    for (A = 0; A < 21'h100000; A = A + 21'h40000)
                                 input logic [15:0] Data,
                                                                    begin : loop
                                 output bit
                                                     Error);
                                                                      fork
                                                                         #1000;
  extern task Request();
                                                                         begin
  extern task Relinquish();
                                                                           Bus.Request;
endinterface
                                                                           Bus.WriteMem(A[19:0], 0, E);
                                                                           if (E) $display("%t bus error on write %h", $time, A);
                                                                             else $display ("%t write OK %h", $time, A);
interface Semaphore #(parameter int unsigned initial keys = 1);
                                                                           Bus.Relinguish;
  int unsigned keys = initial keys;
                                                                         end
                                                                      join
  task get(int unsigned n = 1);
                                                                       fork
   wait (n <= keys);
                                                                         #1000:
   keys -= n;
                                                                        begin
  endtask
                                                                           Bus.Request;
                                                                           Bus.ReadMem(A[19:0], D, E);
  task put (int unsigned n = 1);
                                                                           if (E) $display("%t bus error on read %h", $time, A);
   keys += n;
                                                                             else $display ("%t read OK %h", $time, A);
  endtask
                                                                           Bus.Relinguish;
                                                                         end
endinterface
                                                                      join
                                                                    end : loop
                                                                  end : test block
module Arbiter (interface Bus);
                                                                                                                       59
  Semaphore s (); // built-in type would use semaphore s = new;
                                                                endmodule
```

```
// Memory Modules
// forkjoin task model delays if OK (last wins)
module Memory (interface Bus); // repeated from previous example
 parameter Lo = 20'h00000;
 parameter Hi = 20'h3fffff;
  logic [15:0] Mem[Lo:Hi];
  task Bus.ReadMem(input logic [19:0] Address,
                  output logic [15:0] Data,
                  output logic
                                       Error);
   if (Address >= Lo && Address <= Hi) begin
      #100 Data = Mem[Address];
     Error = 0;
   end
   else Error = 1;
  endtask
  task Bus.WriteMem(input logic [19:0] Address,
                   input logic [15:0] Data,
                   output logic
                                        Error);
   if (Address >= Lo && Address <= Hi) begin
     #100 Mem[Address] = Data;
     Error = 0;
   end
   else Error = 1;
  endtask
endmodule
```

This example gives the following output:

```
100 write OK 00000000

200 write OK 00000000

1100 read OK 00000000

1200 read OK 00000000

2100 write OK 00040000

2200 write OK 00040000

3100 read OK 00040000

3200 read OK 00040000

4000 bus error on write 00080000

4000 bus error on write 00080000

5000 bus error on read 00080000
```

References

- Stuart Sutherland, Simon Davidmann and Peter Flake, "SystemVerilog for Design (2nd Edition): A Guide to Using SystemVerilog for Hardware Design and Modeling", Springer, 2006.
- Chris Spear, "SystemVerilog for Verification (2nd E dition): A Guide to Learning the Testbench Langua ge Features", Springer, 2008.
- Mike Mintz, Robert Ekendahl, "Hardware Verification n with SystemVerilog: An Object-Oriented Framew ork", Springer, 2007.
- Mark Zwolinski, "Digital System Design With SystemVerilog", Addision-Wesley, 2010.