NVDLA Open Source Hardware, version 1.0
The NVIDIA Deep Learning Accelerator (NVDLA) is a free and open architecture that promotes a standard way to design deep learning inference accelerators. With its modular architecture, NVDLA is scalable, highly configurable, and designed to simplify integration and portability. Learn more about NVDLA on the project web page.
About this release
This release, in the
nvdlav1 branch, contains the non-configurable
"full-precision" version of NVDLA. This non-configurable version is fixed
at 2048 8-bit MACs (or 1024 16-bit fixed- or floating-point MACs). This
branch is expected to be a stable sustaining release; although bug fixes may
be added, new RTL feature improvements will not appear in this branch.
Additionally, this branch will diverge from the
master branch; commits
from that branch may be cherry-picked into this branch, but wholesale merges
master will not appear on
NVDLA documentation is located here. Hardware specific documentation is located at the following pages.
This README file contains only basic information.
This repository contains the RTL, C-model, and testbench code associated with the NVDLA hardware release. In this repository, you will find:
- vmod/ -- RTL model, including:
- vmod/nvdla/ -- Verilog implementation of NVDLA
- vmod/vlibs/ -- library and cell models
- vmod/rams/ -- behavioral models of RAMs used by NVDLA
- syn/ -- example synthesis scripts for NVDLA
- perf/ -- performance estimator spreadsheet for NVDLA
- verif/ -- trace-player testbench for basic sanity validation
- verif/traces/ -- sample traces associated with various networks
- tools -- tools used for building the RTL and running simulation/synthesis/etc.
- spec -- RTL configuration option settings.
Building the NVDLA Hardware
See the integrator's manual for more information on the setup and other build commands and options. The basic build command to compile the design and run a short sanity simulation is: