

LSL

LSR – Logical shift Right

- LSR instruction effectively divides the contents of a register by 2^i . For example, the below LSR shifts by 3, which divide the contents of X2 by 2^3 or 8 and place the result on destination register X0.
- Each bit of the register is shifted right, the LSB is removed, and empty bits are filled with zeros. $X2 = 24$

LSR X0, X2, #3

$$// \quad X0 = \frac{X2}{2^3}$$

$$X0 = \frac{X2}{2^3} = \frac{24}{8} = 3$$

84210
1100 = 12

Problem: Assume that $X2 = 24$ (0X0000000000000018 in hexadecimal). What will be the value of X0 after running the following instruction: LSR X0, X2, #2

LSR X0, X2, #2

$$// \quad X0 = \frac{X2}{2^2} = \frac{24}{4} = 6$$

0 0 1 8

X2

X2 (1st shift) $\xrightarrow{12}$

X2 (2nd shift) $\xrightarrow{6}$


0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 ~~0~~ ^{LSB}

0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 ~~0~~

0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0

Memory

Memory



0xFFFFFFFF

$2^{64} - 1$

Memory location

2000

0X0000000000000000

(0)

Memory Content
(8 bit)

Memory address
(64 bit)


int A = { 10, 20, 15, 8 } ;

Problem: Assume that A is an array of 4 integer type elements (10, 20, 15, 8). Each element is 64 bit (doubleword). How does the array elements contained on the memory ? The base address of the array A is 0X0000000000000000.

64 bit = 16 Hex digit

64 bit

A



10 = 0x0000 0000 0000 000A

20 = 0x0000 0000 0000 0014

15 = 0x0000 0000 0000 000F


8 = 0x0000 0000 0000 0008

Address of $A[0] = \text{Base} + 0 * 8 = 0X0000000000000000$
address

Address of $A[1] = \text{Base} + 1 * 8 = 0X0000000000000008$
address

Address of $A[2] = \text{Base} + 2 * 8 = 0X0000000000000010$
address


Address of $A[i] = \text{Base} + i * 8$
address



\swarrow LDUR \searrow STUR
Load/Store Instruction

The ARM CPU allows direct access to all locations in the memory, but they are done with specific instructions. Since these instructions either load the register with data from memory or store the data in the register to the memory, they are called load/store instructions.

$$\text{ADD } X0, X3, X6 \Rightarrow X0 = X3 + X6 = 10 + 10 = 20$$




Load Instruction

- LDUR X2, [X5, #0] instruction copies the content of the memory locations pointed by X5 + 0 into register X2.
- Since the X2 register is a 64-bit wide, it expects a 64-bit operand in the range of 0X0000000000000000 to 0xFFFFFFFFFFFFFFFF.

LDUR X2, [X5, #0] ← Memory, X5 + 0 =

Problem: Assume that X5 = 0X8000000000004000 and locations 0X8000000000004000 through 0X8000000000004007 contain 0X15, 0X28, 0XA2, 0XC5, 0XA0, 0XB1, 0X02, and 0X23, respectively. What will happen to X2 after running the following instruction: LDUR X2, [X5, #0]. X5 + 0 = 0X8000000000004000

X2 = 23 02 B0 A0 C5 A2 28 15
hex value



Example: Convert the following C++ code to LEGv8 Assembly code. Assume A is an Array of 10 doublewords, variable g and h are associated with registers X20 and X21, and base address of the array A is in X22.

(1) $g = h + A[1];$


(2) $g = h + A[8];$

$A \rightarrow X22$ = base address
 $g \rightarrow X20$
 $h \rightarrow X21$

Base


$$\text{Address of } A[i] = \text{Base} + i * 8$$

$$= X22 + 8$$



Register

LDUR X9, [X22, #8]
 ADD X20, X9, X21



Memory

11 X9 = A[0]
 11 g = h + A[0]