GigaDevice Semiconductor Inc.

GD32F307xx ARM® Cortex®-M4 32-bit MCU

Datasheet



Table of Contents

Table	of Contents	1						
List of	f Figures	3						
List of	f Tables	4						
1. Ge	eneral description	5						
2. De	evice overview	6						
2.1. Device information								
2.2.	Block diagram	7						
2.3.	Pinouts and pin assignment	8						
2.4.	Memory map	11						
2.5.	Clock tree	15						
2.6.	Pin definitions							
2.6								
2.6	5.2. GD32F307Vx LQFP100 pin definitions	25						
2.6	3.3. GD32F307Rx LQFP64 pin definitions	32						
3. Fu	ınctional description	37						
3.1.	ARM® Cortex®-M4 core	37						
3.2.	On-chip memory	37						
3.3.	Clock, reset and supply management	38						
3.4.	Boot modes	38						
3.5.	Power saving modes	39						
3.6.	Analog to digital converter (ADC)	39						
3.7.	Digital to analog converter (DAC)	40						
3.8.	DMA	40						
3.9.	General-purpose inputs/outputs (GPIOs)	40						
3.10	. Timers and PWM generation	41						
3.11.	Real time clock (RTC)	42						
3.12	Inter-integrated circuit (I2C)	42						
3.13	Serial peripheral interface (SPI)	42						
3.14	Universal synchronous asynchronous receiver transmitter (USART)	43						
3.15	Inter-IC sound (I2S)	43						



	3.16.	Universal serial bus full-speed interface (USBFS)	<u></u>
	3.17.	Controller area network (CAN)	
	3.18.	Ethernet (ENET)	
	3.19.	External memory controller (EXMC)	44
	3.20.	Debug mode	45
	3.21.	Package and operation temperature	45
4.	Ele	ctrical characteristics4	16
	4.1.	Absolute maximum ratings	46
	4.2.	Recommended DC characteristics	46
	4.3.	Power consumption	46
	4.4.	EMC characteristics	48
	4.5.	Power supply supervisor characteristics	48
	4.6.	Electrical sensitivity	48
	4.7.	External clock characteristics	49
	4.8.	Internal clock characteristics	50
	4.9.	PLL characteristics	51
	4.10.	Memory characteristics	
	4.11.	GPIO characteristics	
	4.12.	ADC characteristics	
	4.13.	DAC characteristics	
	4.14.	SPI characteristics	
	4.15.	I2C characteristics	
	4.16.	USART characteristics	
		ckage information	
	5.1.	LQFP package outline dimensions	
6.	Orc	dering information	59
7.	Rev	vision history6	30



List of Figures

Figure 2-1 GD32F307xx block diagram	
Figure 2-2 GD32F307Zx LQFP144 pinouts	8
Figure 2-3 GD32F307Vx LQFP100 pinouts	9
Figure 2-4 GD32F307Rx LQFP64 pinouts	10
Figure 2-5 GD32F307xx clock tree	1
Figure 5-1 LQFP package outline	57



List of Tables

Table 2-1. GD32F307xx devices features and peripheral list	6
Table 2-2. GD32F307xx memory map	. 11
Table 2-3. GD32F307Zx LQFP144 pin definitions	16
Table 2-4. GD32F307Vx LQFP100 pin definitions	25
Table 2-5. GD32F307Rx LQFP64 pin definitions	32
Table 4-1. Absolute maximum ratings	46
Table 4-2. DC operating conditions	46
Table 4-3. Power consumption characteristics	46
Table 4-4. EMS characteristics	48
Table 4-5. EMI characteristics	48
Table 4-6. Power supply supervisor characteristics	48
Table 4-7. ESD characteristics	
Table 4-8. Static latch-up characteristics	49
Table 4-9. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	49
Table 4-10. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	49
Table 4-11. High speed internal clock (IRC8M) characteristics	50
Table 4-12. High speed internal clock (IRC48M) characteristics	50
Table 4-13. Low speed internal clock (IRC40K) characteristics	50
Table 4-14. PLL characteristics	51
Table 4-15. PLL2/3 characteristics	51
Table 4-16. Flash memory characteristics	51
Table 4-17. I/O port characteristics	52
Table 4-18. ADC characteristics	52
Table 4-19. ADC RAIN max for fADC=40MHz	
Table 4-20. ADC dynamic accuracy at f _{ADC} = 30 MHz	
Table 4-21. ADC dynamic accuracy at f _{ADC} = 30 MHz	54
Table 4-22. ADC dynamic accuracy at f _{ADC} = 36 MHz	
Table 4-23. ADC dynamic accuracy at f _{ADC} = 40 MHz	54
Table 4-24. ADC static accuracy at f _{ADC} = 15 MHz	54
Table 4-25. DAC characteristics	54
Table 4-26. Standard SPI characteristics	55
Table 4-27. I2C characteristics	56
Table 4-28. USART characteristics	56
Table 5-1. LQFP package dimensions	
Table 6-1. Part ordering code for GD32F307xx devices	59
Table 7-1. Revision history	60



1. General description

The GD32F307xx device belongs to the mainstream line of GD32 MCU Family. It is a new 32-bit general-purpose microcontroller based on the ARM® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F307xx device incorporates the ARM® Cortex®-M4 32-bit processor core operating at 120 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 1024 KB on-chip Flash memory and 96 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to two 12-bit 2.6 MSPS ADCs, two 12-bit DACs, up to ten general 16-bit timers, two 16-bit PWM advanced timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to three SPIs, two I2Cs, three USARTs and two UARTs, two I2Ss, two CANs, a USBFS and an ENET.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make GD32F307xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, communication networks, embedded modules, human machine interface, security and alarm systems, graphic display, automotive navigation, IoT and so on.





2. Device overview

2.1. Device information


Table 2-1. GD32F307xx devices features and peripheral list

	ble 2-1. GD32	GD32F307xx									
F	Part Number	RC	RE	RG	vc	VE	VG	zc	ZE	ZG	
	Code area (KB)	256	256	256	256	256	256	256	256	256	
Flash	Data area (KB)	0	256	768	0	256	768	0	256	768	
	Total (KB)	256	512	1024	256	512	1024	256	512	1024	
	SRAM (KB)	96	96	96	96	96	96	96	96	96	
	General	4	4	10	4	4	10	4	4	10	
	timer(16-bit)	(1-4)	(1-4)	(1-4,8-13)	(1-4)	(1-4)	(1-4,8-13)	(1-4)	(1-4)	(1-4,8-13)	
	Advanced	1	2	2	1	2	2	2	2	2	
Ŋ	timer(16-bit)	(0)	(0,7)	(0,7)	(0)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	
Timers	Basic	2	2	2	2	2	2	2	2	2	
F	timer(16-bit)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	
	SysTick	1	1	1	1	1	1	1	1	1	
	Watchdog	2	2	2	2	2	2	2	2	2	
	RTC	1	1	1	1	1	1	1	1	1	
	USART	3	3	3	3	3	3	3	3	3	
		(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	
		2	2	2	2	2	2	2	2	2	
Ϊţ		(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	
ctiv	I2C	2	2	2	2	2	2	2	2	2	
Connectivity	SPI/I2S	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	
ပိ		(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	
	ENET	1	1	1	1	1	1	1	1	1	
	CAN	2	2	2	2	2	2	2	2	2	
	USBFS	1	1	1	1	1	1	1	1	1	
	GPIO	51	51	51	80	80	80	112	112	112	
	EXMC	0	0	0	1	1	1	1	1	1	
	EXTI	16	16	16	16	16	16	16	16	16	
AI	DC Unit (CHs)	2(16)	2(16)	2(16)	2(16)	2(16)	2(16)	2(21)	2(21)	2(21)	
	DAC	2	2	2	2	2	2	2	2	2	
	Package		LQFP64			LQFP100		LQFP144			



2.2. Block diagram

Figure 2-1 GD32F307xx block diagram





2.3. Pinouts and pin assignment

Figure 2-2 GD32F307Zx LQFP144 pinouts






Figure 2-3 GD32F307Vx LQFP100 pinouts







Figure 2-4 GD32F307Rx LQFP64 pinouts





2.4. Memory map

Table 2-2. GD32F307xx memory map

Pre-defined Regions	Bus	Address	Peripherals	
External device	0xA000 0000 - 0xA000 0FFF		EXMC - SWREG	
	ALIDO	0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD	
External RAM	AHB3	0x7000 0000 - 0x8FFF FFFF	EXMC - NAND	
		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM	
		0x5000 0000 - 0x5003 FFFF	USBFS	
		0x4008 0000 - 0x4FFF FFFF	Reserved	
		0x4004 0000 - 0x4007 FFFF	Reserved	
		0x4002 BC00 - 0x4003 FFFF	Reserved	
		0x4002 B000 - 0x4002 BBFF	Reserved	
		0x4002 A000 - 0x4002 AFFF	Reserved	
		0x4002 8000 - 0x4002 9FFF	ENET	
		0x4002 6800 - 0x4002 7FFF	Reserved	
		0x4002 6400 - 0x4002 67FF	Reserved	
		0x4002 6000 - 0x4002 63FF	Reserved	
	AHB1	0x4002 5000 - 0x4002 5FFF	Reserved	
		0x4002 4000 - 0x4002 4FFF	Reserved	
		0x4002 3C00 - 0x4002 3FFF	Reserved	
		0x4002 3800 - 0x4002 3BFF	Reserved	
		ALID4	0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC	
Peripheral		0x4002 2C00 - 0x4002 2FFF	Reserved	
		0x4002 2800 - 0x4002 2BFF	Reserved	
		0x4002 2400 - 0x4002 27FF	Reserved	
		0x4002 2000 - 0x4002 23FF	FMC	
		0x4002 1C00 - 0x4002 1FFF	Reserved	
		0x4002 1800 - 0x4002 1BFF	Reserved	
		0x4002 1400 - 0x4002 17FF	Reserved	
		0x4002 1000 - 0x4002 13FF	RCU	
		0x4002 0C00 - 0x4002 0FFF	Reserved	
		0x4002 0800 - 0x4002 0BFF	Reserved	
		0x4002 0400 - 0x4002 07FF	DMA1	
		0x4002 0000 - 0x4002 03FF	DMA0	
		0x4001 8400 - 0x4001 FFFF	Reserved	
		0x4001 8000 - 0x4001 83FF	Reserved	
		0x4001 7C00 - 0x4001 7FFF	Reserved	
	APB2	0x4001 7800 - 0x4001 7BFF	Reserved	
		0x4001 7400 - 0x4001 77FF	Reserved	



Pre-defined			DOZI SOTAX Datasilee
Regions	Bus	Address	Peripherals
		0x4001 7000 - 0x4001 73FF	Reserved
		0x4001 6C00 - 0x4001 6FFF	Reserved
		0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 5C00 - 0x4001 67FF	Reserved
		0x4001 5800 - 0x4001 5BFF	Reserved
		0x4001 5400 - 0x4001 57FF	TIMER10
		0x4001 5000 - 0x4001 53FF	TIMER9
		0x4001 4C00 - 0x4001 4FFF	TIMER8
		0x4001 4800 - 0x4001 4BFF	Reserved
		0x4001 4400 - 0x4001 47FF	Reserved
		0x4001 4000 - 0x4001 43FF	Reserved
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	GPIOG
		0x4001 1C00 - 0x4001 1FFF	GPIOF
		0x4001 1800 - 0x4001 1BFF	GPIOE
		0x4001 1400 - 0x4001 17FF	GPIOD
		0x4001 1000 - 0x4001 13FF	GPIOC
		0x4001 0C00 - 0x4001 0FFF	GPIOB
		0x4001 0800 - 0x4001 0BFF	GPIOA
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	AFIO
		0x4000 CC00 - 0x4000 FFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	СТС
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	Reserved
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
	APB1	0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	BKP
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	CAN SRAM 512 bytes



Pre-defined			DOZI SOTAX Datasilee
Regions	Bus	Address	Peripherals
		0x4000 5C00 - 0x4000 5FFF	Reserved
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2006 0000 - 0x2006 FFFF	Reserved
SRAM	AHB	0x2003 0000 - 0x2005 FFFF	Reserved
		0x2001 8000 - 0x2002 FFFF	Reserved
		0x2000 0000 - 0x2001 7FFF	SRAM
		0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option Bytes
		0x1FFF F000 - 0x1FFF F7FF	
		0x1FFF C010 - 0x1FFF EFFF	Poet lander
		0x1FFF C000 - 0x1FFF C00F	Boot loader
Code	AHB	0x1FFF B000 - 0x1FFF BFFF	
		0x1FFF 7A10 - 0x1FFF AFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	Reserved
		0x1FFF 0000 - 0x1FFF 77FF	Reserved
		0x1FFE C010 - 0x1FFE FFFF	Reserved
		0x1FFE C000 - 0x1FFE C00F	Reserved




Pre-defined Regions	Bus	Address	Peripherals
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	Reserved
		0x083C 0000 - 0x0FFF FFFF	Reserved
		0x0830 0000 - 0x083B FFFF	Reserved
		0x0810 0000 - 0x082F FFFF	Reserved
		0x0800 0000 - 0x080F FFFF	Main Flash
		0x0030 0000 - 0x07FF FFFF	Reserved
		0x0010 0000 - 0x002F FFFF	Aliased to Main Flash or Boot
		0x0002 0000 - 0x000F FFFF	loader
		0x0000 0000 - 0x0001 FFFF	ioadei



2.5. Clock tree

Figure 2-5 GD32F307xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator IRC48M: Internal 48M RC oscillators



2.6. Pin definitions

2.6.1. GD32F307Zx LQFP144 pin definitions

Table 2-3. GD32F307Zx LQFP144 pin definitions

Table 2-3. G	J 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	I EX EQI I	111 pin a	T
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O	5VT	Default: PE2 Alternate: TRACECK, EXMC_A23
PE3	2	I/O	5VT	Default: PE3 Alternate: TRACED0, EXMC_A19
PE4	3	I/O	5VT	Default: PE4 Alternate:TRACED1, EXMC_A20
PE5	4	I/O	5VT	Default: PE5 Alternate:TRACED2, EXMC_A21 Remap: TIMER8_CH0 ⁽³⁾
PE6	5	I/O	5VT	Default: PE6 Alternate:TRACED3, EXMC_A22 Remap: TIMER8_CH1 ⁽³⁾
V _{BAT}	6	Р		Default: V _{BAT}
PC13- TAMPER- RTC	7	I/O		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	8	I/O		Default: PC14 Alternate: OSC32IN
PC15- OSC32OUT	9	I/O		Default: PC15 Alternate: OSC32OUT
PF0	10	I/O	5VT	Default: PF0 Alternate: EXMC_A0 Remap: CTC_SYNC
PF1	11	I/O	5VT	Default: PF1 Alternate: EXMC_A1
PF2	12	I/O	5VT	Default: PF2 Alternate: EXMC_A2
PF3	13	I/O	5VT	Default: PF3 Alternate: EXMC_A3
PF4	14	I/O	5VT	Default: PF4 Alternate: EXMC_A4
PF5	15	I/O	5VT	Default: PF5 Alternate: EXMC_A5
V _{SS_5}	16	Р		Default: V _{SS_5}
V _{DD_5}	17	Р		Default: V _{DD_5}



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PF6
PF6	18	I/O		Alternate: EXMC_NIORD
				Remap: TIMER9_CH0
				Default: PF7
PF7	19	I/O		Alternate: EXMC_NREG
				Remap: TIMER10_CH0 ⁽³⁾
				Default: PF8
PF8	20	I/O		Alternate: EXMC_NIOWR
				Remap: TIMER12_CH0 ⁽³⁾
				Default: PF9
PF9	21	I/O		Alternate: EXMC_CD
				Remap: TIMER13_CH0 ⁽³⁾
PF10	22	I/O		Default: PF10
				Alternate: EXMC_INTR
OSCIN	23	I		Default: OSCIN
				Remap: PD0
OSCOUT	24	0		Default: OSCOUT
NDOT	05	1/0		Remap: PD1
NRST	25	I/O		Default: NRST
PC0	26	I/O		Default: PC0 Alternate: ADC01_IN10
				Default: PC1
PC1	27	I/O		Alternate: ADC01_IN11, ENET_MDC
				Default: PC2
PC2	28	I/O		Alternate: ADC01_IN12, ENET_MII_TXD2
				Default: PC3
PC3	29	I/O		Alternate: ADC01_IN13, ENET_MII_TX_CLK
Vssa	30	Р		Default: V _{SSA}
V _{REF} -	31	Р		Default: V _{REF-}
V _{REF+}	32	Р		Default: V _{REF+}
V _{DDA}	33	Р		Default: V _{DDA}
				Default: PA0
				Alternate: WKUP, USART1_CTS, ADC01_IN0,
PA0-WKUP	34	I/O		TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,
				TIMER7_ETI, ENET_MII_CRS
				Default: PA1
DA4	25	I/O		Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1,
PA1	35	1/0		TIMER4_CH1, ENET_MII_RX_CLK,
				ENET_RMII_REF_CLK
				Default: PA2
PA2	36	I/O		Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2,
				TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , ENET_MDIO,



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				SPI0_IO2
PA3	37	I/O		Default: PA3 Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , ENET_MII_COL, SPI0_IO3
Vss_4	38	Р		Default: V _{SS_4}
V_{DD_4}	39	Р		Default: V _{DD_4}
PA4	40	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS
PA5	41	I/O		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	42	I/O		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BRKIN, TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN
PA7	43	I/O		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON, TIMER13_CH0 ⁽³⁾ , ENET_MII_RX_DV, ENET_RMII_CRS_DV Remap: TIMER0_CH0_ON
PC4	44	I/O		Default: PC4 Alternate: ADC01_IN14, ENET_MII_RXD0, ENET_RMII_RXD0
PC5	45	I/O		Default: PC5 Alternate: ADC01_IN15, ENET_MII_RXD1, ENET_RMII_RXD1
PB0	46	I/O		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON, ENET_MII_RXD2 Remap: TIMER0_CH1_ON
PB1	47	I/O		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON, ENET_MII_RXD3 Remap: TIMER0_CH2_ON
PB2	48	I/O	5VT	Default: PB2, BOOT1
PF11	49	I/O	5VT	Default: PF11 Alternate: EXMC_NIOS16
PF12	50	I/O	5VT	Default: PF12 Alternate: EXMC_A6
Vss_6	51	Р		Default: V _{SS_6}



				ODDZI DOLAK Dalasileel
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{DD_6}	52	Р		Default: V _{DD 6}
				Default: PF13
PF13	53	I/O	5VT	Alternate: EXMC_A7
PF14	54	I/O	5VT	Default: PF14 Alternate: EXMC_A8
				Default: PF15
PF15	55	I/O	5VT	Alternate: EXMC_A9
				Default: PG0
PG0	56	I/O	5VT	Alternate: EXMC_A10
701			_,	Default: PG1
PG1	57	I/O	5VT	Alternate: EXMC_A11
				Default: PE7
PE7	58	I/O	5VT	Alternate: EXMC_D4
				Remap: TIMER0_ETI
				Default: PE8
PE8	59	I/O	5VT	Alternate: EXMC_D5
				Remap: TIMER0_CH0_ON
				Default: PE9
PE9	60	I/O	5VT	Alternate: EXMC_D6
				Remap: TIMER0_CH0
Vss_7	61	Р		Default: Vss_7
$V_{DD_{2}}$	62	Р		Default: V _{DD_7}
				Default: PE10
PE10	63	I/O	5VT	Alternate: EXMC_D7
				Remap: TIMER0_CH1_ON
				Default: PE11
PE11	64	I/O	5VT	Alternate: EXMC_D8
				Remap: TIMER0_CH1
				Default: PE12
PE12	65	I/O	5VT	Alternate: EXMC_D9
				Remap: TIMER0_CH2_ON
				Default: PE13
PE13	66	I/O	5VT	Alternate: EXMC_D10
				Remap: TIMER0_CH2
5544			-:	Default: PE14
PE14	67	I/O	5VT	Alternate: EXMC_D11
	-			Remap: TIMER0_CH3
DE45	60	1/0	E\ /T	Default: PE15
PE15	68	I/O	5VT	Alternate: EXMC_D12
				Remap: TIMER0_BRKIN Default: PB10
PB10	69	I/O	5VT	Alternate: I2C1_SCL, USART2_TX,
1 010	09	1/0	3 7 1	ENET_MII_RX_ER
	1	L		



				ODJZI JUTAX Dalasiice
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: TIMER1_CH2
PB11	70	I/O	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX, ENET_MII_TX_EN, ENET_RMII_TX_EN Remap: TIMER1_CH3
V _{SS_1}	71	Р		Default: V _{SS_1}
V _{DD_1}	72	Р		Default: V _{DD} 1
PB12	73	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS, CAN1_RX, ENET_MII_TXD0, ENET_RMII_TXD0
PB13	74	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK, CAN1_TX, ENET_MII_TXD1, ENET_RMII_TXD1
PB14	75	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
PB15	76	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽³⁾
PD8	77	I/O	5VT	Default: PD8 Alternate: EXMC_D13 Remap: USART2_TX, ENET_MII_RX_DV, ENET_RMII_CRS_DV
PD9	78	I/O	5VT	Default: PD9 Alternate: EXMC_D14 Remap: USART2_RX, ENET_MII_RXD0, ENET_RMII_RXD0
PD10	79	I/O	5VT	Default: PD10 Alternate: EXMC_D15 Remap: USART2_CK, ENET_MII_RXD1, ENET_RMII_RXD1
PD11	80	I/O	5VT	Default: PD11 Alternate: EXMC_A16 Remap: USART2_CTS, ENET_MII_RXD2
PD12	81	I/O	5VT	Default: PD12 Alternate: EXMC_A17 Remap: TIMER3_CH0, USART2_RTS, ENET_MII_RXD3
PD13	82	I/O	5VT	Default: PD13 Alternate: EXMC_A18 Remap: TIMER3_CH1



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
Vss_8	83	Р		Default: V _{SS_8}
V_{DD_8}	84	Р		Default: V _{DD_8}
PD14	85	I/O	5VT	Default: PD14 Alternate: EXMC_D0 Remap: TIMER3_CH2
PD15	86	I/O	5VT	Default: PD15 Alternate: EXMC_D1 Remap: TIMER3_CH3, CTC_SYNC
PG2	87	I/O	5VT	Default: PG2 Alternate: EXMC_A12
PG3	88	I/O	5VT	Default: PG3 Alternate: EXMC_A13
PG4	89	I/O	5VT	Default: PG4 Alternate: EXMC_A14
PG5	90	I/O	5VT	Default: PG5 Alternate: EXMC_A15
PG6	91	I/O	5VT	Default: PG6 Alternate: EXMC_INT1
PG7	92	I/O	5VT	Default: PG7 Alternate: EXMC_INT2
PG8	93	I/O	5VT	Default: PG8
Vss_9	94	Р		Default: V _{SS_9}
V _{DD_9}	95	Р		Default: V _{DD_9}
PC6	96	I/O	5VT	Default: PC6 Alternate: I2S1_MCK, TIMER7_CH0 Remap: TIMER2_CH0
PC7	97	I/O	5VT	Default: PC7 Alternate: I2S2_MCK, TIMER7_CH1 Remap: TIMER2_CH1
PC8	98	I/O	5VT	Default: PC8 Alternate: TIMER7_CH2 Remap: TIMER2_CH2
PC9	99	I/O	5VT	Default: PC9 Alternate: TIMER7_CH3 Remap: TIMER2_CH3
PA8	100	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF, CTC_SYNC
PA9	101	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
PA10	102	I/O	5VT	Default: PA10



				ODJZI JULAN DAIASIICE
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: USARTO_RX, TIMERO_CH2, USBFS_ID
PA11	103	I/O	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3
PA12	104	I/O	5VT	Default: PA12 Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI
PA13	105	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
NC	106	-	-	-
V _{SS_2}	107	Р		Default: Vss_2
V _{DD_2}	108	Р		Default: V _{DD 2}
PA14	109	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	110	I/O	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	111	I/O	5VT	Default: PC10 Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	112	I/O	5VT	Default: PC11 Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO
PC12	113	I/O	5VT	Default: PC12 Alternate: UART4_TX Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD0	114	I/O	5VT	Default: PD0 Alternate: EXMC_D2 Remap: CAN0_RX, OSCIN
PD1	115	I/O	5VT	Default: PD1 Alternate: EXMC_D3 Remap: CAN0_TX, OSCOUT
PD2	116	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX
PD3	117	I/O	5VT	Default: PD3 Alternate: EXMC_CLK Remap: USART1_CTS
PD4	118	I/O	5VT	Default: PD4 Alternate: EXMC_NOE Remap: USART1_RTS
PD5	119	I/O	5VT	Default: PD5 Alternate: EXMC_NWE



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: USART1_TX
V _{SS_10}	120	Р		Default: Vss_10
V _{SS_10}	121	P		Default: V _{DD 10}
V DD_10	121	Г		Default: PD6
PD6	122	I/O	5VT	Alternate: EXMC_NWAIT
PD6	122	1/0	371	_
				Remap: USART1_RX Default: PD7
DDZ	100	1/0	EV/T	
PD7	123	I/O	5VT	Alternate: EXMC_NE0, EXMC_NCE1
				Remap: USART1_CK Default: PG9
PG9	124	I/O	5VT	
				Alternate: EXMC_NE1, EXMC_NCE2
PG10	125	I/O	5VT	Default: PG10
				Alternate: EXMC_NCE3_0, EXMC_NE2
PG11	126	I/O	5VT	Default: PG11
				Alternate: EXMC_NCE3_1
PG12	127	I/O	5VT	Default: PG12
				Alternate: EXMC_NE3
PG13	128	I/O	5VT	Default: PG13
				Alternate: EXMC_A24
PG14	129	I/O	5VT	Default: PG14
.,,	400			Alternate: EXMC_A25
V _{SS_11}	130	Р		Default: Vss_11
V _{DD_11}	131	Р		Default: V _{DD_11}
PG15	132	I/O	5VT	Default: PG15
				Default: JTDO
PB3	133	I/O	5VT	Alternate:SPI2_SCK, I2S2_CK
1 20	100	., 0	0 1 1	Remap: PB3, TRACESWO, TIMER1_CH1,
				SPI0_SCK
				Default: NJTRST
PB4	134	I/O	5VT	Alternate: SPI2_MISO
				Remap: TIMER2_CH0, PB4, SPI0_MISO
				Default: PB5
PB5	135	I/O		Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD,
1 23	100	1/0		ENET_MII_PPS_OUT, ENET_RMII_PPS_OUT
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
				Default: PB6
PB6	136	I/O	5VT	Alternate: I2C0_SCL, TIMER3_CH0
				Remap: USART0_TX, CAN1_TX, SPI0_IO2
				Default: PB7
PB7	137	I/O	5VT	Alternate: I2C0_SDA , TIMER3_CH1, EXMC_NADV
				Remap: USART0_RX, SPI0_IO3
воото	138	I		Default: BOOT0



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB8	139	I/O	5VT	Default: PB8 Alternate: TIMER3_CH2, TIMER9_CH0 ⁽³⁾ ,
1 20	100	","	011	ENET_MII_TXD3 Remap: I2C0_SCL, CAN0_RX
			_,	Default: PB9
PB9	140	I/O	5VT	Alternate: TIMER3_CH3, TIMER10_CH0 ⁽³⁾ Remap: I2C0_SDA, CAN0_TX
PE0	141	I/O	5VT	Default: PE0
				Alternate: TIMER3_ETI, EXMC_NBL0
PE1	142	I/O	5VT	Default: PE1 Alternate: EXMC_NBL1
V _{SS_3}	143	Р		Default: V _{SS_3}
V _{DD_3}	144	Р		Default: V _{DD_3}

Notes:

(1) Type: I = input, O = output, P = power.

(2)I/O Level: 5VT = 5 V tolerant.

(3) Functions are available in GD32F307ZG devices.



2.6.2. GD32F307Vx LQFP100 pin definitions

Table 2-4. GD32F307Vx LQFP100 pin definitions

			r ioo piii u	
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O	5VT	Default: PE2 Alternate: TRACECK, EXMC_A23
PE3	2	I/O	5VT	Default: PE3 Alternate: TRACED0, EXMC_A19
PE4	3	I/O	5VT	Default: PE4 Alternate:TRACED1, EXMC_A20
PE5	4	I/O	5VT	Default: PE5 Alternate:TRACED2, EXMC_A21 Remap: TIMER8_CH0 ⁽³⁾
PE6	5	I/O	5VT	Default: PE6 Alternate:TRACED3, EXMC_A22 Remap: TIMER8_CH1 ⁽³⁾
VBAT	6	Р		Default: V _{BAT}
PC13- TAMPER- RTC	7	I/O		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	8	I/O		Default: PC14 Alternate: OSC32IN
PC15- OSC32OUT	9	I/O		Default: PC15 Alternate: OSC32OUT
Vss_5	10	Р		Default: Vss_5
V _{DD_5}	11	Р		Default: V _{DD_5}
OSCIN	12	I		Default: OSCIN Remap: PD0
OSCOUT	13	0		Default: OSCOUT Remap: PD1
NRST	14	I/O		Default: NRST
PC0	15	I/O		Default: PC0 Alternate: ADC01_IN10
PC1	16	I/O		Default: PC1 Alternate: ADC01_IN11, ENET_MDC
PC2	17	I/O		Default: PC2 Alternate: ADC01_IN12, ENET_MII_TXD2
PC3	18	I/O		Default: PC3 Alternate: ADC01_IN13, ENET_MII_TX_CLK
Vssa	19	Р		Default: V _{SSA}
V _{REF-}	20	Р		Default: V _{REF} -
V _{REF+}	21	Р		Default: V _{REF+}



				GD32F307XX DalaSilee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{DDA}	22	Р		Default: V _{DDA}
PA0-WKUP	23	I/O		Default: PA0 Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI ⁽⁴⁾ , ENET_MII_CRS
PA1	24	I/O		Default: PA1 Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1, TIMER4_CH1, ENET_MII_RX_CLK, ENET_RMII_REF_CLK
PA2	25	I/O		Default: PA2 Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , ENET_MDIO,SPI0_IO2
PA3	26	I/O		Default: PA3 Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , ENET_MII_COL, SPI0_IO3
V _{SS_4}	27	Р		Default: V _{SS_4}
V_{DD_4}	28	Р		Default: V _{DD_4}
PA4	29	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS
PA5	30	I/O		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	31	I/O		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BRKIN ⁽⁴⁾ , TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN
PA7	32	I/O		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON ⁽⁴⁾ , TIMER13_CH0 ⁽³⁾ , ENET_MII_RX_DV, ENET_RMII_CRS_DV Remap: TIMER0_CH0_ON
PC4	33	I/O		Default: PC4 Alternate: ADC01_IN14, ENET_MII_RXD0, ENET_RMII_RXD0
PC5	34	I/O		Default: PC5 Alternate: ADC01_IN15, ENET_MII_RXD1, ENET_RMII_RXD1
PB0	35	I/O		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON ⁽⁴⁾ , ENET_MII_RXD2



				ODOZI OUTAX Dalasiice
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: TIMER0_CH1_ON
				Default: PB1
PB1	36	I/O		Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON ⁽⁴⁾ , ENET_MII_RXD3 Remap: TIMER0_CH2_ON
PB2	37	I/O	5VT	Default: PB2, BOOT1
PE7	38	I/O	5VT	Default: PE7 Alternate: EXMC_D4 Remap: TIMER0_ETI
PE8	39	I/O	5VT	Default: PE8 Alternate: EXMC_D5 Remap: TIMER0_CH0_ON
PE9	40	I/O	5VT	Default: PE9 Alternate: EXMC_D6 Remap: TIMER0_CH0
PE10	41	I/O	5VT	Default: PE10 Alternate: EXMC_D7 Remap: TIMER0_CH1_ON
PE11	42	I/O	5VT	Default: PE11 Alternate: EXMC_D8 Remap: TIMER0_CH1
PE12	43	I/O	5VT	Default: PE12 Alternate: EXMC_D9 Remap: TIMER0_CH2_ON
PE13	44	I/O	5VT	Default: PE13 Alternate: EXMC_D10 Remap: TIMER0_CH2
PE14	45	I/O	5VT	Default: PE14 Alternate: EXMC_D11 Remap: TIMER0_CH3
PE15	46	I/O	5VT	Default: PE15 Alternate: EXMC_D12 Remap: TIMER0_BRKIN
PB10	47	I/O	5VT	Default: PB10 Alternate: I2C1_SCL, USART2_TX, ENET_MII_RX_ER Remap: TIMER1_CH2
PB11	48	I/O	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX, ENET_MII_TX_EN, ENET_RMII_TX_EN Remap: TIMER1_CH3
Vss_1	49	Р		Default: V _{SS_1}
V _{DD_1}	50	Р		Default: V _{DD_1}



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB12	51	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS, CAN1_RX, ENET_MII_TXD0, ENET_RMII_TXD0
PB13	52	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK, CAN1_TX, ENET_MII_TXD1, ENET_RMII_TXD1
PB14	53	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
PB15	54	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽³⁾
PD8	55	I/O	5VT	Default: PD8 Alternate: EXMC_D13 Remap: USART2_TX, ENET_MII_RX_DV, ENET_RMII_CRS_DV
PD9	56	I/O	5VT	Default: PD9 Alternate: EXMC_D14 Remap: USART2_RX, ENET_MII_RXD0, ENET_RMII_RXD0
PD10	57	I/O	5VT	Default: PD10 Alternate: EXMC_D15 Remap: USART2_CK, ENET_MII_RXD1, ENET_RMII_RXD1
PD11	58	I/O	5VT	Default: PD11 Alternate: EXMC_A16 Remap: USART2_CTS, ENET_MII_RXD2
PD12	59	I/O	5VT	Default: PD12 Alternate: EXMC_A17 Remap: TIMER3_CH0, USART2_RTS, ENET_MII_RXD3
PD13	60	I/O	5VT	Default: PD13 Alternate: EXMC_A18 Remap: TIMER3_CH1
PD14	61	I/O	5VT	Default: PD14 Alternate: EXMC_D0 Remap: TIMER3_CH2
PD15	62	I/O	5VT	Default: PD15 Alternate: EXMC_D1 Remap: TIMER3_CH3, CTC_SYNC
PC6	63	I/O	5VT	Default: PC6



Pin Name					ODJZI JULAN DAIASIICE
Remap: TIMER2_CH0	Pin Name	Pins			Functions description
Default: PC7					
PC8	PC7	64	I/O	5VT	Default: PC7 Alternate: I2S2_MCK, TIMER7_CH1 ⁽⁴⁾
PC9	PC8	65	I/O	5VT	Alternate: TIMER7_CH2 ⁽⁴⁾
PA8	PC9	66	I/O	5VT	Alternate: TIMER7_CH3 ⁽⁴⁾
PA9 68 I/O 5VT Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS PA10 69 I/O 5VT Default: PA10 Alternate: USART0_RX, TIMER0_CH2, USBFS_ID PA11 70 I/O 5VT Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3 PA12 71 I/O 5VT Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI PA13 72 I/O 5VT Default: JTMS, SWDIO Remap: PA13 NC 73 - - Vss_2 74 P Default: Vss_2 Vb0_2 75 P Default: Vb0_2 PA14 76 I/O 5VT Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: PA14 PA15 77 I/O 5VT Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS PC10 78 I/O 5VT Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK PC11 79 I/O 5VT Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO	PA8	67	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,
PA10	PA9	68	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1,
PA11	PA10	69	I/O	5VT	
PA12 71 I/O 5VT Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI PA13 72 I/O 5VT Default: JTMS, SWDIO Remap: PA13 NC 73 - - - VSS_2 74 P Default: VSS_2 VDD_2 75 P Default: VDD_2 PA14 76 I/O 5VT Default: JTCK, SWCLK Remap: PA14 PA15 77 I/O 5VT Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS PC10 78 I/O 5VT Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK PC11 79 I/O 5VT Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO	PA11	70	I/O	5VT	Alternate: USART0_CTS, CAN0_RX, USBFS_DM,
PA13	PA12	71	I/O	5VT	Alternate: USART0_RTS, USBFS_DP, CAN0_TX,
Vss_2 74 P Default: Vss_2 VDD_2 75 P Default: VDD_2 PA14 76 I/O 5VT Default: JTCK, SWCLK Remap: PA14 PA15 77 I/O 5VT Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS PC10 78 I/O 5VT Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK PC11 79 I/O 5VT Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO	PA13	72	I/O	5VT	
V _{DD_2} 75 P Default: V _{DD_2} PA14 76 I/O 5VT Default: JTCK, SWCLK Remap: PA14 PA15 77 I/O 5VT Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS PC10 78 I/O 5VT Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK PC11 79 I/O 5VT Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO	NC	73	-	-	-
PA14 76 I/O 5VT Default: JTCK, SWCLK Remap: PA14 PA15 77 I/O 5VT Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS PC10 78 I/O 5VT Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK PC11 79 I/O 5VT Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO	V _{SS_2}	74	Р		Default: V _{SS_2}
PA14 76 I/O 5VT Default: JTCK, SWCLK Remap: PA14 PA15 77 I/O 5VT Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS PC10 78 I/O 5VT Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK PC11 79 I/O 5VT Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO	V_{DD_2}	75	Р		Default: V _{DD_2}
PA15 77 I/O 5VT Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS Default: PC10 Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK Default: PC11 Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO		76	I/O	5VT	
PC10 78 I/O 5VT Default: PC10 Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK Default: PC11 Default: PC11 PC11 79 I/O 5VT Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO Remap: USART2_RX, SPI2_MISO	PA15	77	I/O	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15,
PC11 79 I/O 5VT Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO	PC10	78	I/O	5VT	Default: PC10 Alternate: UART3_TX
PC12 80 I/O 5VT Default: PC12	PC11	79	I/O	5VT	Default: PC11 Alternate: UART3_RX
	PC12	80	I/O	5VT	Default: PC12



				ODSZI SOTAX Datasiiee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: UART4_TX
				Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD0	81	I/O	5VT	Default: PD0 Alternate: EXMC_D2 Remap: CAN0_RX, OSCIN
PD1	82	I/O	5VT	Default: PD1 Alternate: EXMC_D3 Remap: CAN0_TX, OSCOUT
PD2	83	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX
PD3	84	I/O	5VT	Default: PD3 Alternate: EXMC_CLK Remap: USART1_CTS
PD4	85	I/O	5VT	Default: PD4 Alternate: EXMC_NOE Remap: USART1_RTS
PD5	86	I/O	5VT	Default: PD5 Alternate: EXMC_NWE Remap: USART1_TX
PD6	87	I/O	5VT	Default: PD6 Alternate: EXMC_NWAIT Remap: USART1_RX
PD7	88	I/O	5VT	Default: PD7 Alternate: EXMC_NE0, EXMC_NCE1 Remap: USART1_CK
PB3	89	I/O	5VT	Default: JTDO Alternate:SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	90	I/O	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	91	I/O		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD, ENET_MII_PPS_OUT, ENET_RMII_PPS_OUT Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
PB6	92	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, CAN1_TX, SPI0_IO2
PB7	93	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, TIMER3_CH1, EXMC_NADV Remap: USART0_RX, SPI0_IO3
воото	94	I		Default: BOOT0



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PB8
PB8	95	I/O	5VT	Alternate: TIMER3_CH2, TIMER9_CH0 ⁽³⁾ ,
1 50	33	1/0	3 7 1	ENET_MII_TXD3
				Remap: I2C0_SCL, CAN0_RX
				Default: PB9
PB9	96	I/O	5VT	Alternate: TIMER3_CH3, TIMER10_CH0 ⁽³⁾
				Remap: I2C0_SDA, CAN0_TX
DEO	07	1/0	r\/T	Default: PE0
PE0	97	I/O	5VT	Alternate: TIMER3_ETI, EXMC_NBL0
554	00	1/0	5\ /T	Default: PE1
PE1	98	I/O	5VT	Alternate: EXMC_NBL1
V _{SS_3}	99	Р	_	Default: V _{SS_3}
V _{DD_3}	100	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2)I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32F307VG devices.
- (4) Functions are available in GD32F307VE/G devices.



2.6.3. GD32F307Rx LQFP64 pin definitions

Table 2-5. GD32F307Rx LQFP64 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	I/O		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	3	I/O		Default: PC14 Alternate: OSC32IN
PC15- OSC32OUT	4	I/O		Default: PC15 Alternate: OSC32OUT
OSCIN	5	I		Default: OSCIN Remap: PD0
OSCOUT	6	0		Default: OSCOUT Remap: PD1
NRST	7	I/O		Default: NRST
PC0	8	I/O		Default: PC0 Alternate: ADC01_IN10
PC1	9	I/O		Default: PC1 Alternate: ADC01_IN11, ENET_MDC
PC2	10	I/O		Default: PC2 Alternate: ADC01_IN12, ENET_MII_TXD2
PC3	11	I/O		Default: PC3 Alternate: ADC01_IN13, ENET_MII_TX_CLK
V_{SSA}	12	Р		Default: V _{SSA}
V_{DDA}	13	Р		Default: V _{DDA}
PA0-WKUP	14	I/O		Default: PA0 Alternate: WKUP, USART1_CTS, ADC01_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI ⁽⁴⁾ , ENET_MII_CRS
PA1	15	I/O		Default: PA1 Alternate: USART1_RTS, ADC01_IN1, TIMER1_CH1, TIMER4_CH1, ENET_MII_RX_CLK, ENET_RMII_REF_CLK
PA2	16	I/O		Default: PA2 Alternate: USART1_TX, ADC01_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , ENET_MDIO,SPI0_IO2
PA3	17	I/O		Default: PA3 Alternate: USART1_RX, ADC01_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , ENET_MII_COL,



			I	ODSZI SOTAX Datasiiee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				SPI0_IO3
V _{SS_4}	18	Р		Default: Vss_4
V _{DD_4}	19	Р		Default: V _{DD 4}
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS
PA5	21	I/O		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	22	I/O		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BRKIN ⁽⁴⁾ , TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN
PA7	23	I/O		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON ⁽⁴⁾ , TIMER13_CH0 ⁽³⁾ , ENET_MII_RX_DV, ENET_RMII_CRS_DV Remap: TIMER0_CH0_ON
PC4	24	I/O		Default: PC4 Alternate: ADC01_IN14, ENET_MII_RXD0, ENET_RMII_RXD0
PC5	25	I/O		Default: PC5 Alternate: ADC01_IN15, ENET_MII_RXD1, ENET_RMII_RXD1
PB0	26	I/O		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON ⁽⁴⁾ , ENET_MII_RXD2 Remap: TIMER0_CH1_ON
PB1	27	I/O		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON ⁽⁴⁾ , ENET_MII_RXD3 Remap: TIMER0_CH2_ON
PB2	28	I/O	5VT	Default: PB2, BOOT1
PB10	29	I/O	5VT	Default: PB10 Alternate: I2C1_SCL, USART2_TX, ENET_MII_RX_ER Remap: TIMER1_CH2
PB11	30	I/O	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX, ENET_MII_TX_EN, ENET_RMII_TX_EN Remap: TIMER1_CH3
Vss_1	31	Р		Default: V _{SS_1}
V _{DD_1}	32	Р		Default: V _{DD_1}



				ODOZI OUTAX Datasilee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB12	33	I/O	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS, CAN1_RX, ENET_MII_TXD0, ENET_RMII_TXD0
PB13	34	I/O	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK, CAN1_TX, ENET_MII_TXD1, ENET_RMII_TXD1
PB14	35	I/O	5VT	Default: PB14 Alternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
PB15	36	I/O	5VT	Default: PB15 Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽³⁾
PC6	37	I/O	5VT	Default: PC6 Alternate: I2S1_MCK, TIMER7_CH0 ⁽⁴⁾ Remap: TIMER2_CH0
PC7	38	I/O	5VT	Default: PC7 Alternate: I2S2_MCK, TIMER7_CH1 ⁽⁴⁾ Remap: TIMER2_CH1
PC8	39	I/O	5VT	Default: PC8 Alternate: TIMER7_CH2 ⁽⁴⁾ Remap: TIMER2_CH2
PC9	40	I/O	5VT	Default: PC9 Alternate: TIMER7_CH3 ⁽⁴⁾ Remap: TIMER2_CH3
PA8	41	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, USBFS_SOF, CTC_SYNC
PA9	42	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, USBFS_VBUS
PA10	43	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, USBFS_ID
PA11	44	I/O	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBFS_DM, TIMER0_CH3
PA12	45	I/O	5VT	Default: PA12 Alternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI
PA13	46	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
V _{SS_2}	47	Р		Default: Vss_2



				ODSZI SOTAX Dalasiieei
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{DD_2}	48	Р		Default: V _{DD 2}
				Default: JTCK, SWCLK
PA14	49	I/O	5VT	Remap: PA14
PA15	50	I/O	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	51	I/O	5VT	Default: PC10 Alternate: UART3_TX Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	52	I/O	5VT	Default: PC11 Alternate: UART3_RX Remap: USART2_RX, SPI2_MISO
PC12	53	I/O	5VT	Default: PC12 Alternate: UART4_TX Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD2	54	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, UART4_RX
PB3	55	I/O	5VT	Default: JTDO Alternate:SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	56	I/O	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	57	I/O		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD, ENET_MII_PPS_OUT, ENET_RMII_PPS_OUT Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
PB6	58	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, CAN1_TX, SPI0_IO2
PB7	59	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, TIMER3_CH1 Remap: USART0_RX, SPI0_IO3
воото	60	I		Default: BOOT0
PB8	61	I/O	5VT	Default: PB8 Alternate: TIMER3_CH2, TIMER9_CH0 ⁽³⁾ , ENET_MII_TXD3 Remap: I2C0_SCL, CAN0_RX
PB9	62	I/O	5VT	Default: PB9 Alternate: TIMER3_CH3, TIMER10_CH0 ⁽³⁾ Remap: I2C0_SDA, CAN0_TX



GD32F307xx Datasheet

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
Vss_3	63	Р		Default: V _{SS_3}
V_{DD_3}	64	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2)I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available in GD32F307RG devices.
- (4)Functions are available in GD32F307RE/G devices.



3. Functional description

3.1. ARM® Cortex®-M4 core

The ARM® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit ARM® Cortex®-M4 processor core

- Up to 120 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the ARMv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, System bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)
- Floating Point Unit (FPU)

3.2. On-chip memory

- Up to 1024 Kbytes of Flash memory, including code Flash and data Flash
- 96 KB of SRAM

The ARM® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 1024 Kbytes of inner flash at most, which includes code Flash that available for storing programs and data, and accessed (R/W) at CPU clock speed with zero wait states. An extra data Flash is also included for storing data mainly. *Table 2-2. GD32F307xx memory map* shows the memory of the GD32F307xx



series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 120 MHz The maximum frequency of the two APB domains including APB1 is 60 MHz and APB2 is 120 MHz See <u>Figure 2-5</u> <u>GD32F307xx clock tree</u> for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from/down to 2.6 V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART1 (PD5 and PD6) and USBFS (PA9, PA11 and PA12) is also available for boot functions. It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default



condition, boot from bank0 of Flash memory is selected. It also supports to boot from bank1 of Flash memory by setting a bit in option bytes.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, the USB wakeup and ENET wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDG reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.6 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

Up to two 12-bit 2.6 MSPS multi-channel ADCs are integrated in the device. It has a total of 18 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), and 1 channel for internal reference voltage (V_{REFINT}). The input voltage range is between 2.6 V and 3.6 V. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.



The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7. Digital to analog converter (DAC)

- Two 12-bit DACs with independent output channels
- 8-bit or 12-bit mode in conjunction with the DMA controller

The two 12-bit buffered DACs are used to generate variable analog outputs. The DAC channels can be triggered by the timer or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is $V_{\text{REF+}}$.

3.8. DMA

- 7 channel DMA0 controller and 5 channel DMA1 controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC, I2S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 112 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 112 general purpose I/O pins (GPIO) in GD32F307xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0-PF15, PG0-PG15 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-



up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0 & TIMER7), ten 16-bit general timers (TIMER1 ~ TIMER4, TIMER8 ~ TIMER13), and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (Free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 ~ TIMER4 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER8 ~ TIMER13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F307xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in



debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter.

The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC)

- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wakeup event

The real time clock is an independent timer which provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and an expected interrupt. The RTC features a 32-bit programmable counter for long-term measurement using the compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides several data transfer rates of up to 100 KHz in standard mode, up to 400 KHz in fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode



- Hardware CRC calculation and transmit automatic CRC error checking
- Quad-SPI configuration available in master mode (only in SPI0)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPIO.

3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to three USARTs and two UARTs with operating frequency up to 7.5M Bits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- USARTs support ISO 7816-3 compliant smart card interface

The USART (USART0, USART1 and USART2) and UART (UART3 & UART4) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication except UART4.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F307xx contain two I2S-bus interfaces that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 KHz to 192 KHz is supported.

3.16. Universal serial bus full-speed interface (USBFS)

- One USB device/host/full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator (IRC48M) support crystal-less operation
- Internal main PLL for USBCLK compliantly
- Internal USBFS PHY support



The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator (IRC48M) in automatic trimming mode that allows crystal-less operation.

3.17. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.18. Ethernet (ENET)

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 16 with 25 MHz output and RMII up to 7 with 50 MHz output. The function of 32-bit CRC checking is also available.

3.19. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and PC card
- Provide ECC calculating hardware module for NAND Flash memory block
- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly



External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and PC card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

3.20. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.21. Package and operation temperature

- LQFP144 (GD32F307Zx), LQFP100 (GD32F307Vx) and LQFP64 (GD32F307Rx)
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V_{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	V
V	Input voltage on 5V tolerant pin		$V_{DD} + 4.0$	V
VIN	Input voltage on other I/O	Vss - 0.3	4.0	V
ΔV _{DDx}	Variations between different V _{DD} power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	25	mA
TA	Operating temperature range	-40	+85	°C
Tstg	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	Supply voltage	_	2.6	3.3	3.6	V
V _{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage	_	1.8	_	3.6	V

4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

Symbol	Parameter	Conditions		Тур	Max	Unit
I _{DD}	Supply current (run mode)	V _{DD} =V _{DDA} =3.3V, HXTAL=25MHz, System clock=120MHz, All peripherals enabled	l	45.6		mA
	(run mode)	V _{DD} =V _{DDA} =3.3V, HXTAL =25MHz, System	_	25.0	_	mA



GD32F307xx Datasheet

		ODSZI	-			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		clock =120MHz, All peripherals disabled				
		$V_{DD}=V_{DDA}=3.3V$, HXTAL =25MHz, System		42.5		mA
		clock =108MHz, All peripherals enabled		42.5		ША
		V _{DD} =V _{DDA} =3.3V, HXTAL =25MHz, System		22.5		A
		Clock =108MHz, All peripherals disabled		22.5	_	mA
		V _{DD} =V _{DDA} =3.3V, HXTAL =25MHz, CPU				
		clock off, System clock=120MHz, All	_	44.9	_	mA
	Supply current	peripherals enabled				
	(sleep mode)	V _{DD} =V _{DDA} =3.3V, HXTAL =25MHz, CPU				
		clock off, System clock=120MHz, All	_	13.86	_	mA
		peripherals disabled				
		V _{DD} =V _{DDA} =3.3V, Regulator in run mode,				
		IRC40K on, RTC on, All GPIOs analog	_	208	_	μΑ
	Supply current	mode				
	(deep-sleep	V _{DD} =V _{DDA} =3.3V, Regulator in low power				
	mode)	mode, IRC40K on, RTC on, All GPIOs	_	180	_	μΑ
		analog mode		100		μ
		V _{DD} =V _{DDA} =3.3V, LXTAL off, IRC40K on,				
		RTC on	-	5.10	_	μΑ
	Supply current	V _{DD} =V _{DDA} =3.3V, LXTAL off, IRC40K on,				
	(standby mode)	RTC off	_	4.90	_	μΑ
	(Standby mode)	V _{DD} =V _{DDA} =3.3V, LXTAL off, IRC40K off,				
		RTC off	_	4.30	_	μΑ
		V _{DD} not available, V _{BAT} =3.6 V, LXTAL on		4.70		
		with external crystal, RTC on, Higher	_	1.78	_	μΑ
		driving				
		V_{DD} not available, V_{BAT} =3.3 V, LXTAL on				
		with external crystal, RTC on, Higher	-	1.48	_	μΑ
		driving				
		V _{DD} not available, V _{BAT} =2.6 V, LXTAL on				
		with external crystal, RTC on, Higher	_	1.16	_	μΑ
I _{BAT}	Battery supply	driving				
	current	V _{DD} not available, V _{BAT} =3.6 V, LXTAL on				
		with external crystal, RTC on, Lower	-	1.11	_	μΑ
		driving				
		V_{DD} not available, $V_{\text{BAT}}{=}3.3~\text{V},~\text{LXTAL}$ on				
		with external crystal, RTC on, Lower	-	0.83	_	μΑ
		driving				
		V_{DD} not available, $V_{\text{BAT}} {=} 2.6 \text{ V}, \text{LXTAL}$ on				
		with external crystal, RTC on, Lower	-	0.51	_	μΑ
		driving				



4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-4. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-4. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
\/	Voltage applied to all device pins to	V _{DD} = 3.3 V, T _A = +25 °C	3B
V _{ESD} induce a functional disturbance		conforms to IEC 61000-4-2	SD
	Fast transient voltage burst applied to	V _{DD} = 3.3 V, T _A = +25 °C	
V _{FTB}	induce a functional disturbance through	conforms to IEC 61000-4-4	4A
	100 pF on V_{DD} and V_{SS} pins	CONTORNIS TO IEC 61000-4-4	

EMI (Electromagnetic Interference) emission testing result is given in <u>Table 4-5. EMI</u> <u>characteristics</u>, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

Symbol Parameter Conditions		Conditions	Tested	Cond	ditions	Unit
			frequency band	24M	48M	
		V _{DD} = 3.3V,	0.1 to 2 MHz	<0	<0	
		$T_A = +25 ^{\circ}\text{C},$	2 to 30 MHz	-3.9	-2.8	
S _{EMI}	Peak level	compliant with IEC	30 to 130 MHz	-7.2	-8	dBμV
		61967-2	130 MHz to 1GHz	-7	-7	

4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

	117 1					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR}	Power on reset threshold		2.30	2.40	2.48	V
V _{PDR}	Power down reset threshold	_	1.72	1.80	1.88	٧
V _H YST	PDR hysteresis		_	0.6	_	٧
T _{RSTTEMP}	Reset temporization		_	2	_	ms

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up



(LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
\/	Electrostatic discharge	T _A =25 °C; JESD22-							6000	V
VESD(HBM)	voltage (human body model)	A114	_	_	6000	V				
\/	Electrostatic discharge	T _A =25 °C;			1000	V				
Vesd(CDM)	voltage (charge device model)	JESD22-C101			1000	V				

Table 4-8. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I-test	T _A =25 °C; JESD78	_	_	±200	mA
LU	V _{supply} over voltage	1A=25 C, JESD/6	_	_	5.4	V

4.7. External clock characteristics

Table 4-9. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	High Speed External oscillator	V _{DD} =3.3V	4	8	32	MHz
f _{HXTAL}	(HXTAL) frequency	VDD=3.3 V	4	0	32	IVIITZ
Снхтац	Recommended load capacitance on			20	30	nE
	OSCIN and OSCOUT	_		20	30	pF
	Recommended external feedback					
R_{FHXTAL}	resistor between OSCIN and	_	_	400	_	ΚΩ
	OSCOUT					
DHXTAL	HXTAL oscillator duty cycle		30	50	70	%
I _{DDHXTAL}	HXTAL oscillator operating current	V _{DD} =3.3V, T _A =25°C	_	1	_	mA
t SUHXTAL	HXTAL oscillator startup time	V _{DD} =3.3V, T _A =25°C	_	2	_	ms

Table 4-10. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
,	Low Speed External oscillator	VDD=VBAT=3.3V		00.700		121.1
f _{LXTAL}	(LXTAL) frequency	VDD=VBAT=3.3V		32.768		KHz
	Recommended load					
CLXTAL	capacitance on OSC32IN and	_		_	15	pF
	OSC32OUT					
D _L XTAL	LXTAL oscillator duty cycle	_	30	50	70	%
	LXTAL oscillator operating	Low Drive	_	0.7		
IDDLXTAL	current	High Drive	_	1.3	_	μΑ
tsulxtal	LXTAL oscillator startup time	V _{DD} =V _{BAT} =3.3V	_	2	_	s



4.8. Internal clock characteristics

Table 4-11. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc8M	High Speed Internal Oscillator (IRC8M) frequency	V _{DD} =3.3V	l	8		MHz
	IDC9M appillator Fraguency	V _{DD} =3.3V, T _A =-40°C ~+105°C	-4.0	_	+5.0	%
	IRC8M oscillator Frequency	V _{DD} =3.3V, T _A =0°C ~ +85°C	-2.0	_	+2.0	%
ACCIRC8M	accuracy, Factory-trimmed	V _{DD} =3.3V, T _A =25°C	-1.0	_	+1.0	%
ACCIRCOM	IRC8M oscillator Frequency accuracy, User trimming step	_		0.5	_	%
DIRC8M	IRC8M oscillator duty cycle	V _{DD} =3.3V, f _{IRC8M} =8MHz	45	50	55	%
IDDIRC8M	IRC8M oscillator operating current	V _{DD} =3.3V, f _{IRC8M} =8MHz	_	66	80	μΑ
tsuirc8M	IRC8M oscillator startup time	V _{DD} =3.3V, f _{IRC8M} =8MHz	_	2.5	4	us

Table 4-12. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc48M	High Speed Internal Oscillator (IRC48M) frequency	V _{DD} =3.3V		48	_	MHz
	IRC48M oscillator Frequency	V _{DD} =3.3V, T _A =-40°C ~+105°C V _{DD} =3.3V, T _A =0°C ~ +85°C	-4.0 -3.0	_	+5.0	%
ACCIRC48M	accuracy, Factory-trimmed	V _{DD} =3.3V, T _A =25°C	-2.0	_	+2.0	%
	IRC48M oscillator Frequency accuracy, User trimming step	_	_	0.12	_	%
DIRC48M	IRC48M oscillator duty cycle	V _{DD} =3.3V, f _{IRC48M} =16MHz	45	50	55	%
IDDIRC48M	IRC48M oscillator operating current	V _{DD} =3.3V, f _{IRC48M} =16MHz		240	300	μΑ
t _{SUIRC48M}	IRC48M oscillator startup time	V _{DD} =3.3V, f _{IRC48M} =16MHz	_	2.5	4	us

Table 4-13. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC40} K	Low Speed Internal oscillator	$V_{DD}=V_{BAT}=3.3V$,	20	40	45	KHz
	(IRC40K) frequency	$T_A=-40$ °C ~ $+85$ °C	20	40	40	IXIIZ
Iddirc40k	IRC40K oscillator operating	V V 22V T 250C		0.4	0.0	^
	current	V _{DD} =V _{BAT} =3.3V, T _A =25°C	_	0.4	0.6	μΑ
tsuirc40K	IRC40K oscillator startup	V V 2.2V T 25°C		110	120	
	time	$V_{DD}=V_{BAT}=3.3V$, $T_A=25$ °C		110	130	μs



4.9. PLL characteristics

Table 4-14. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN}	PLL input clock frequency	_	1	_	25	MHz
f _{PLLOUT}	PLL output clock frequency	_	16	_	120	MHz
fvcoouт	PLL VCO output clock frequency	_	32	_	240	MHz
tLOCK	PLL lock time	_	_	_	300	μs
I _{DD}	Current consumption on V _{DD}	VCO freq=240MHz	_	450	_	μΑ
IDDA	Current consumption on VDDA	VCO freq=240MHz	_	680	_	μΑ
Jitter _{PLL}	Cycle to cycle jitter	System clock	_	300	_	ps

Table 4-15. PLL2/3 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN}	PLL input clock frequency	_	1	_	25	MHz
f _{PLLOUT}	PLL output clock frequency	_	16	_	100	MHz
f _{VCOOUT}	PLL VCO output clock frequency	_	32	_	200	MHz
t _{LOCK}	PLL lock time	_	_	_	300	μs
I _{DD}	Current consumption on V _{DD}	VCO freq=200MHz	_	290	_	μΑ
Idda	Current consumption on V _{DDA}	VCO freq=200MHz	_	440	_	μΑ
Jitter _{PLL}	Cycle to cycle Jitter	System clock	_	300	_	ps

4.10. Memory characteristics

Table 4-16. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	T _A =-40°C ~ +85°C	100	_	_	kcycles
	before failure (Endurance)					
t _{RET}	Data retention time	T _A =125°C	20		_	years
tprog	Word programming time	T _A =-40°C ~ +85°C	200	_	400	us
terase	Page erase time	T _A =-40°C ~ +85°C	60	100	450	ms
tmerase	Mass erase time	T _A =-40°C ~ +85°C	3.2	_	9.6	S



4.11. **GPIO** characteristics

Table 4-17. I/O port characteristics

Symbol	Parame	ter	Conditions	Min	Тур	Max	Unit
	0, 1, 1,0,1		V _{DD} =2.6V	_	_	0.97	
	Standard IO Low	•	V _{DD} =3.3V	_	_	1.29	V
	voltag	е	V _{DD} =3.6V	_	_	1.42	
V_{IL}			V _{DD} =2.6V	_	_	0.98	
	High Voltage to		V _{DD} =3.3V	_	_	1.29	V
	Low level inpu	it voitage	V _{DD} =3.6V	_	_	1.41	
	0, 1, 1,0,1		V _{DD} =2.6V	1.67	_	_	
Vін	Standard IO F	ū	V _{DD} =3.3V	1.97	_	_	V
	input volt	age	V _{DD} =3.6V	2.09	_	_	
	Lligh Voltage to	oloront IO	V _{DD} =2.6V	1.64	_	_	
	High Voltage to		V _{DD} =3.3V	1.97	_	_	V
	nigh level inpo	it voltage	V _{DD} =3.6V	2.07	_	_	
			V _{DD} =2.6V, I _{IO} =8mA	_	_	0.17	
			V _{DD} =3.3V, I _{IO} =8mA	_	_	0.15	
V_{OL}	Low level outp	ut voltago	V _{DD} =3.6V, I _{IO} =8mA	_	_	0.15	V
VOL	Low level outp	ut voltage	V_{DD} =2.6 V , I_{IO} =20 mA	_	_	0.49	V
			V_{DD} =3.3 V , I_{IO} =20 mA	_	_	0.40	
			V_{DD} =3.6 V , I_{IO} =20 mA	_	_	0.40	
			V _{DD} =2.6V, I _{IO} =8mA	2.40	_	_	
			V _{DD} =3.3V, I _{IO} =8mA	3.11	_	_	
Vон	High level outp	ut voltage	V _{DD} =3.6V, I _{IO} =8mA	3.44	_	_	V
VOH	l light level outp	ut voltage	V_{DD} =2.6 V , I_{IO} =20 mA	2.02	_	_	V
			V_{DD} =3.3V, I_{IO} =20mA	2.81	_	_	
			V_{DD} =3.6 V , I_{IO} =20 mA	3.15	_	_	
R _{PU}	Internal pull-up	All pins	$V_{IN}=V_{SS}$	30	40	50	kΩ
INFU	resistor	PA10	_	7.5	10	13.5	1122
R _{PD}	Internal pull-	All pins	$V_{IN}=V_{DD}$	30	40	50	kΩ
KPD	down resistor	PA10	<u> </u>	7.5	10	13.5	1/22

4.12. ADC characteristics

Table 4-18. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Operating voltage		2.6	3.3	3.6	٧
VADCIN	ADC input voltage range	_	0	_	V_{REF+}	V
fadc	ADC clock	_	0.1	_	40	MHz
fs	Sampling rate	12-bit	0.007	_	2.86	MSPS



GD32F307xx Datasheet

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		10-bit	0.008	_	3.33	
		8-bit	0.01	_	4.00	
		6-bit	0.012	_	5.00	
V_{IN}	Analog input voltage	16 external;2 internal	0	_	V_{DDA}	V
V _{REF+}	Positive Reference Voltage	_	_	V_{DDA}	1	V
V _{REF} -	Negative Reference Voltage	_	_	0	_	V
RAIN	External input impedance	See Equation 1	_	_	32.9	kΩ
Radc	Input sampling switch resistance	-	_		0.55	kΩ
C _{ADC}	Input sampling capacitance	No pin/pad capacitance included		_	5.5	pF
tcal	Calibration time	f _{ADC} =40MHz	_	3.27 5	l	μs
ts	Sampling time	f _{ADC} =40MHz	0.0375	_	5.99	μs
		12-bit	_	14	I	
t _{CONV}	Total conversion time	10-bit	_	12	_	1/ f _{ADC}
ICONV	(including sampling time)	8-bit		10		17 TADC
		6-bit	_	8		
t _{SU}	Startup time		_	_	1	μs

$$\textit{Equation 1}: \, \mathsf{R}_{\mathsf{AIN}} \, \mathsf{max} \, \mathsf{formula} \quad R_{AIN} < \frac{T_{s}}{f_{\mathsf{ADC}}*C_{\mathsf{ADC}}*ln(2^{N+2})} - \, R_{\mathsf{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N=12 (from 12-bit resolution).

Table 4-19. ADC RAIN max for fADC=40MHz

T _s (cycles)	t _s (us)	R _{AIN max} (KΩ)
1.5	0.0375	0.15
7.5	0.1875	2.96
13.5	0.3375	5.77
28.5	0.7125	12.8
41.5	1.0375	18.9
55.5	1.3875	25.4
71.5	1.7875	32.9
239.5	5.9875	N/A

Note: Guaranteed by design, not tested in production.

Table 4-20. ADC dynamic accuracy at fADC = 30 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =30MHz	10.5	10.6	_	bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =2.6V	65	65.6	_	
SNR	Signal-to-noise ratio	Input Frequency=110KHz	65.5	66	_	dB
THD	Total harmonic distortion	Temperature=25°C	-74	-76	_	



Table 4-21. ADC dynamic accuracy at fADC = 30 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =30MHz	10.7	10.8	_	bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =3.3V	66.2	65.8	_	
SNR	Signal-to-noise ratio	Input Frequency=110KHz	66.8	67.4	_	dB
THD	Total harmonic distortion	Temperature=25°C	-71	-75	_	

Table 4-22. ADC dynamic accuracy at fADC = 36 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =36MHz	10.3	10.4	_	bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =3.3V	63.8	64.4	_	
SNR	Signal-to-noise ratio	Input Frequency=110KHz	64.2	65	_	dB
THD	Total harmonic distortion	Temperature=25°C	-70	-72	_	

Table 4-23. ADC dynamic accuracy at f_{ADC} = 40 MHz

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =40MHz	9.9	10.0	_	bits
SNDR	Signal-to-noise and distortion ratio	V _{DDA} =V _{REFP} =3.3V	61.4	62	_	
SNR	Signal-to-noise ratio	Input Frequency=110KHz	62	62.4	_	dB
THD	Total harmonic distortion	Temperature=25°C	-68	-70	_	

Table 4-24. ADC static accuracy at fADC = 15 MHz

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	4 4 T M I I -	±2	±3	
DNL	Differential linearity error	f _{ADC} =15MHz	±0.9	±1.2	LSB
INL	Integral linearity error	VDDA=VREFP=3.3V	±1.1	±1.5	

4.13. DAC characteristics

Table 4-25. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Operating voltage		2.6	3.3	3.6	V
RLOAD	Resistive load	Resistive load with buffer ON	5	_		kΩ
Ro	Impedance output	Impedance output with buffer OFF	_	_	15	kΩ
CLOAD	Capacitive load	Capacitive load with buffer ON	_	_	50	pF
DAC OUT	Lawar DAC OUT vallage	Lower DAC_OUT voltage with buffer ON	0.2	_		V
DAC_OUT _{min} Lower DAC_OUT voltage		Lower DAC_OUT voltage with buffer OFF	0.5	_		mV
DAC_OUT _{max}	Higher DAC_OUT voltage	Higher DAC_OUT voltage with buffer ON	_	_	V _{DDA} -	V



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Higher DAC_OUT voltage with buffer OFF		_	V _{DDA} -	V
1	DC current	Middle code on the input		_	500	
I _{DDA}	consumption in quiescent mode with no load	Worst code on the input	_	_	560	μA
DNII	Differential new linearity	10-bit configuration	_	_	±0.5	1 CD
DNL	Differential non linearity	12-bit configuration	_	_	±2	LSB
INII	Lateranal and Barraite.	10-bit configuration	_	_	±1	1.00
INL	Integral non linearity	12-bit configuration	_	_	±4	LSB
Gain error	Gain error	_	_	±0.5	_	%
T _{SETTLING}	Settling time	C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ	_	0.5	1	μs
Update rate	Max frequency for a correct DAC_OUT change from code i to i±1LSB	C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ		_	4	MS/s
TWAKEUP	Wakeup time from off state	C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ	_	1	2	μs
PSRR	Power supply rejection ratio	No R _{Load} , C _{LOAD} =50pF		-90	-75	dB

4.14. SPI characteristics

Table 4-26. Standard SPI characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_	ı	_	30	MHz
TSI _{K(H)}	SCK clock high time	_	16	_	l	ns
TSI _{K(L)}	SCK clock low time	_	16	_	l	ns
		SPI master mode				
t∨(MO)	Data output valid time	_	l	_	25	ns
t _{H(MO)}	Data output hold time	_	2	_	l	ns
tsu(MI)	Data input setup time	_	5	_	l	ns
t _{H(MI)}	Data input hold time	_	5	_	l	ns
		SPI slave mode				
t _{SU(NSS)}	NSS enable setup time	f _{PCLK} =54MHz	74	_	_	ns
t _{H(NSS)}	NSS enable hold time	fpclk=54MHz	37	_		ns
t _{A(SO)}	Data output access time	f _{PCLK} =54MHz	0		55	ns
t _{DIS(SO)}	Data output disable time	_	3		10	ns
$t_{V(SO)}$	Data output valid time	_	l	_	25	ns
t _{H(SO)}	Data output hold time	_	15			ns
tsu(si)	Data input setup time	_	5			ns
$t_{\text{H(SI)}}$	Data input hold time	_	4	_	_	ns



4.15. I2C characteristics

Table 4-27. I2C characteristics

Cumbal	Doromotor	Conditions	Standar	d mode	Fast r	node	Unit
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
fscL	SCL clock frequency	_	0	100	0	1000	KHz
TSI _{L(H)}	SCL clock high time	_	4.0	_	0.6	_	ns
TSI _{L(L)}	SCL clock low time	_	4.7	_	1.3	_	ns

4.16. USART characteristics

Table 4-28. USART characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency	_	_	_	84	MHz
TSI _{K(H)}	SCK clock high time	_	5.5	_	_	ns
TSI _{K(L)}	SCK clock low time	_	5.5	_	_	ns



5. Package information

5.1. LQFP package outline dimensions

Figure 5-1 LQFP package outline








Table 5-1. LQFP package dimensions

0		LQFP64			LQFP100			LQFP144	
Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
А	-	-	1.60	-	-	1.60	-	-	1.60
A1	0.05	-	0.15	0.05	-	0.15	0.05	-	0.15
A2	1.35	1.40	1.45	1.35	1.40	1.45	1.35	1.40	1.45
D	-	12.00	-	-	16.00	-	-	22.00	-
D1	-	10.00	-	-	14.00	-	-	20.00	-
Е	-	12.00	-	-	16.00	-	-	22.00	-
E1	-	10.00	1	1	14.00	1	-	20.00	1
R1	0.08	-	ı	0.08	-	1	0.08	-	ı
R2	0.08	-	0.20	0.08	-	0.20	0.08	-	0.20
θ	0°	3.5°	7°	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-	0°	-	-
θ2	11°	12°	13°	11°	12°	13°	11°	12°	13°
θ3	11°	12°	13°	11°	12°	13°	11°	12°	13°
С	0.09	-	0.20	0.09	-	0.20	0.09	-	0.20
L	0.45	0.60	0.75	0.45	0.60	0.75	0.45	0.60	0.75
L1	-	1.00	-	-	1.00	-	-	1.00	-
S	0.20	-	-	0.20	-	-	0.20	-	-
b	0.17	0.20	0.27	0.17	0.20	0.27	0.17	0.20	0.27
е	-	0.50	-	-	0.50	-	-	0.50	-
D2	-	7.50	-	-	12.00	-	-	17.50	-
E2	-	7.50	-	-	12.00	-	-	17.50	-
aaa		0.20			0.20		0.20		
bbb		0.20			0.20			0.20	
ccc		0.08			0.08		0.08		

(Original dimensions are in millimeters)



6. Ordering information

Table 6-1. Part ordering code for GD32F307xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F307RCT6	256	LQFP64	Green	Industrial
00021 0071010	200	EQIT 04	Orecii	-40°C to +85°C
GD32F307RET6	512	LQFP64	Green	Industrial
GD321 30/11C10	312	LQI I 04	Green	-40°C to +85°C
GD32F307RGT6	1024	LQFP64	Green	Industrial
GD321 307 NG 10	1024	LQI I 04	Green	-40°C to +85°C
GD32F307VCT6	256	LQFP100	Green	Industrial
GD32F307VC10	230	LQFF100	Green	-40°C to +85°C
GD32F307VET6	512	LQFP100	Green	Industrial
GD32F307VET0	312	LQFF100	Green	-40°C to +85°C
GD32F307VGT6	1024	LQFP100	Green	Industrial
GD321 307 VG10	1024	EQIT 100	Green	-40°C to +85°C
GD32F307ZCT6	256	LQFP144	Green	Industrial
GD32F3072C10	230	LQFF 144	Green	-40°C to +85°C
GD32F307ZET6	512	LQFP144	Green	Industrial
GD32F3072E10	312	LQFF 144	Gleen	-40°C to +85°C
GD32F307ZGT6	1024	LQFP144	Green	Industrial
GD321 3072G10	1024	LQI F 144	Gieen	-40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	evision No. Description			
1.0	Initial Release	Mar.20, 2017		
1.1	Repair history accumulation error	Jan.24, 2018		
1.2	Repair history accumulation error	Dec.16, 2018		



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2018 GigaDevice - All rights reserved