

Rensselaer Polytechnic Institute

Computer Hardware Design

ECSE 4770

Report

Lab Four

Protoboard UART Laboratory

Group:

Gideon Bartlett

Joseph Catalano

Kristian Gutenmann

Nikoleta Koleva

TA: Joe Ebel

Date: 29 November 2019

Instructor: John F. McDonald

Table of Contents

Abstract	2
Table of Parts	2
Description of Internal Controller Operation	3
Introduction	3
Current Loop.....	3
Amplitude Modulation.....	5
UART.....	5
Memory.....	6
Counter.....	6
Reset/I/O.....	6
State Machine.....	6
Concise Description of Debugging Process	6
State Diagram	8
Logic Equations	9
Revised Full Logic Diagram	10
Photo of Final Design	11
Final Timing Diagrams	13
Conclusion	14

Abstract

This lab is an introduction to the implementation of I/O interfacing. The main task of this lab is designing an interface that would allow effective communication between a peripheral and a RAM circuit that would store sixteen characters. There will also be an optoisolator implemented, in order to specifically isolate the UART and peripheral. Furthermore, there will be a connection built to connect to a keyboard and computer, in order to receive and send the sixteen characters. This interface will be fully built, tested, and debugged throughout the lab session. Its final goal will be to store the sixteen characters typed through the keyboard and subsequently feed sixteen characters to the terminal, keeping the original order of the typed in characters.

Parts List

Part	Name	Amount
7404	Hex Inverter	2
7408	Quad 2-Input AND Gate	1
7421	Dual 4-Input AND Gate	1
7432	Quad 2-Input OR Gate	1
7473	JK Flip-Flop	1
7474	Dual D Flip-Flop	1
7489	RAM	2
74163	4-Bit Binary Counter, Synchronous Reset	1
6402	UART	1
4N30	Optoisolator	1
4N37	Optoisolator	1
220 Ω	R1	1
560 Ω	R2	1
220 Ω	R3	1
470 Ω	R4	1

Description of Internal Controller Operation

Introduction

The UART, RAM, and Optoisolator circuit will be used as a demonstration of I/O interfacing. A circuit will be designed to interface and allow for effective communication between the UART and the RAM that stores 16 characters. The circuitry for the connection of the UART and RAM will be designed as well as a state machine for stepping through states. The optoisolator circuit was supplied values for resistors were chosen based on the components.

Current Loop

The first step of this lab was designing and implementing the communication between the I/O and the UART chip. This current loop in its most basic form was provided in the lab document. The main task for the group was calculating the resistor values to be used in order for the interface to function as expected. The restraint for the loop was that it had to be a 20mA current loop, meaning that when driven high, there would be 20mA of current going through the transmitter and subsequent receiver loops. The provided circuit contains two optocouplers, which are tasked with isolating the UART from the terminals. Isolating the UART is accomplished by a diode that transmits to the phototransistor.




Figure _ : Basic 20mA current loop provided

Provided below are the calculations for the four transistors needed to fully implement the current loop circuit.

$$\begin{aligned}V_{CE-SAT} &= 0.3 \text{ V} \\V_{TTY-DROP} &= 1.5 \text{ V} \\V_{F-AVG} &= ((0.7+1.7)/2) \text{ V} = 1.2 \text{ V}\end{aligned}$$

R1:

$$\begin{aligned}I_F &= 20\text{mA} \\V_{R1} &= 5 - 1.2 = 3.8\text{V} \\R1 &= V_{R1}/I_F \\R1 &= 190\Omega\end{aligned}$$

Note: Because there were no 190Ω resistors available, we used the closest (higher) resistor value, which was 220Ω

R2:

$$\begin{aligned}I_F &= 20\text{mA} \\V_{R2} &= 12 - 1.5 - 0.3 = 10.2 \text{ V} \\R2 &= V_{R2}/I_F \\R2 &= 510\Omega\end{aligned}$$

Note: Because there were no 510Ω resistors available, we used the closest (higher) resistor value, which was 560Ω

R3:

$$\begin{aligned}I_F &= 20\text{mA} \\V_{R3} &= 5 - V_{CE-SAT} = 4\text{V} \text{ (} V_{CE-SAT} \text{ is 1V in this instance, as per datasheet)} \\R3 &= V_{R3}/I_F \\R3 &= 200\Omega\end{aligned}$$

Note: Because there were no 200Ω resistors available, we used the closest (higher) resistor value, which was 220Ω

R4:

$$\begin{aligned}I_F &= 20\text{mA} \\V_{R4} &= 12 - 1.5 - 1.2 \text{ V} = 9.3 \text{ V} \\R4 &= V_{R4}/I_F \\R4 &= 465\Omega\end{aligned}$$

Note: Because there were no 465Ω resistors available, we used the closest (higher) resistor value, which was 470Ω

Amplitude Modulation

The base lead of the output transistor could be used to amplify the signal. The optoisolator could be used as an amplitude modulator by placing the BJT portion of the optoisolator in an H-circuit.

For the machine design, the optoisolator circuit will connect the interface input to the UART. The UART will be connected to two RAM chips. One RAM chip will hold the low order bits while the other RAM chip holds the high order bits. A T-Flip-Flop will keep track of the state. When the output of the flip-flop is low then data is being written to the RAMs but when it is high then the data is being read from the RAMs to the UART. A 74163 counter is used to keep track of where the data is being stored to and extracted from the RAMs. As data goes to the RAMs the counter counts up so that the next piece of data goes to the next available slot on the RAM. Once the counter reaches its maximum value the flip flop changes and the state changes as well. The machine enters read mode and the counter now counts through all of the data in the RAM and sends it to the UART. This repeats back and forth until the machine is turned off.

UART

The UART chip used was a UART 6402 chip. There were twenty input connections that we had to understand and properly wire-up. In the initial circuit design, not all input connections were connected and some had wrong logic, which led to initial tests failing. Due to this, the whole design was scrapped and new input connections were brainstormed. The following are the redacted UART input connections (the missing numbers are all output connections):

Pin 4	-	LO (S_0), HI (S_1)
Pin 16	-	LO
Pin 17	-	153.6kHz CLK
Pin 18	-	LO (S_0), only after receiving HI from Pin 19, HI (S_1)
Pin 20	-	Serial IN
Pin 21	-	Power on/Reset
Pin 23	-	HI (S_0), LO (S_1), only when all data is loaded-in per word
Pins 26-33	-	Transmitter buffer register
Pin 34	-	HI
Pin 35	-	HI
Pin 36	-	LO
Pin 37	-	HI
Pin 38	-	HI
Pin 39	-	LO (Don't Care)
Pin 40	-	153.6kHz CLK

Memory

For memory, the RAM chips used were two 7489s. Here, memory enable (ME) was driven to ground so that it would always be enabled since ME is active low. The write read (WR), also active low, would always be in its read state, except when data received (DR, active low) is HI. Write read would read either DR or Q which would be in its write state.

Counter

We used a 74163 counter to keep track of our address locations for storing data from the UART to the RAM and for keeping track of data being transferred from the RAM to the UART. Whenever data is being transferred between the RAM and the UART the Counter begins counting up from 0. As it does so it counts up through all available RAM locations. Once all locations have been counted through then the counter knows that it has used all of the RAM data locations. This then causes the counter to trigger a change of state in the state machine. If the system was in Read mode then it moves to Write mode and vice versa. This way the counter makes sure that the RAM is totally used.

Reset I/O

We installed a Reset Button on our machine to allow us to set everything in our design back to knowable values on startup. This was done by setting up a button that performed three reset tasks. The first task was to reset the Counter. This was done using the clear pin on the Counter. A similar method was used on the reset pin of the State Machine Flip Flop. This was the second reset task. The third, and final, reset task was performed on the UART. Pin 21, the Master Reset Pin is driven high on “startup” as the button is pressed so that the UART can be expected to function normally.

State Machine

Our state machine relies only on two states that are flipped through as proper conditions are met in each state. This setup is perfect for a T-Flip Flop or Toggle Flip-Flop based design. This flip flop changes outputs every time it receives a pulse. By having the T Flip-Flop receive a pulse once the RAM had either read from or written to each possible location we could make sure that the state would change independently of us needing to manually monitor the state. The outputs of the state machine would then let us know if we were in read mode or write mode.

Concise Description of Debugging Process


- *7473, drove clear (pin 2) high so it doesn't clear every time on jk flip-flop
- *7473, switched all wires going out of pins 12 & 13(Q & Q'), then switched back
- *discovered wrong connection on pin 1 of 74163 that was connected to power and the 7408 and 7404. After removing this, a lot of garbage output was fixed
- *Pin on 7408 being driven high when it shouldn't
- *Pin 8 was connected to pin 14 on the 7404 and pin 12 wasn't connected to anything else
- *Playing around with Pin 11 on 7489 seemed to make QA, QB, and the QC on the 74163 stable while there was no output on QD. The same Pin 11 was connected to the UART on pin 29.
- *Resetting with push button is starting it in the wrong mode.

- *Ground not screwed in all the way caused almost no voltage where the voltage should have been 12 volts. Fixing this caused Serial IN to read values and ENP to go high each time.
- *added new AND gate and a D flip flop to add synchronization for DR
- *7408 pins 1 and 2 has proper input from D flip flop
- *added pull-up and pull-down resistors to input signals to minimize the noise output
- *Placed Bypass Capacitors across every chip that had QA, QB, QC, and QD going to it as inputs.
- *74163 chip was replaced since it was not functioning properly

The debugging process for this lab was long and took up a lot of our lab time. In our initial design, we had some errors with our 7473 chip. First, we drove pin 2, which is CLR, high so that it would not clear every time for the JK-flip-flop. Next, we switched all wires going out of pins 12 and 13, which are Q and Q', but then switched them back as it did not fix the problem.

The debugging which took up most of our time was redesigning the circuit after our initial tests, which failed. They were specifically failing when we tried to transmit to the computer and keyboard and saw no characters in the terminal. This showed us that our circuit was not performing as expected and after checking that all the wiring was in the correct spots, led us to understand that our logic diagram was faulty. We did so by singling-out all of the input pins and first understanding what their functions are and how they should be behaving. One of the mistakes in our initial design was not connecting all of our input pins, which inevitably led to the circuit failing to pass our tests. Once all the wiring for the UART input pins was complete, we moved onto redesigning the (ME)' and (WR)' connections of the RAM chips, as well as our Counter's Load and ENP connections. When all of these were complete, we could once again test the functionality of our circuit. A variety of other changes were made that were outlined above. Unfortunately we could not resolve all of the bugs in our circuit and as a result the output is still not the one that we desired. The most recent bug that we had encountered was an issue with the load on our 74163 driving itself high despite being connected to a low value.

State Diagram



Logic Equations

Chip Name	Pin Name	Pin #	Logic Equation
RAM 7489	WR	3	$DR \text{ OR } Q$
74163	LOAD	9	$\begin{matrix} \text{State 0} & \text{State 1} \\ Q'*(QA)(QB)(QC)(QD)*(DR) + Q*(QA)(QB)(QC)(QD)*(TBRE) \end{matrix}$
7473	CLK	1	Inverse of LOAD on 74163
74163	ENP	7	$\begin{matrix} \text{State 0} & \text{State 1} \\ Q'*DR + Q*TBRE \end{matrix}$
UART	RRD	4	Q
UART	DRR	18	$Q' \text{ NAND } DR$
UART	TBRL	23	$Q \text{ NAND } TBRE$

Full Logic Diagram






Photo of Final Design
Circuit with UART




Wire Connections Color-Coding

Signal	Color
Q and WR	Light Blue
Q'	Dark Blue
QA	Dark Green
QB	Dark Blue
QC	Yellow
QD and Power	Red
Clock	Orange
DR	Purple
Delayed DR	White

Optoisolator Circuit



Final Timing Diagram (Ideal Diagram Based on Design)



Conclusion

The implementation of this lab helped us further understand how a UART and RAM work and how they can be used together to create an interface. The process of implementation took longer than expected, since a design flaw was discovered only after wiring up the UART chip. All of the input pins had to be redesigned and rewired but this process helped the students better understand the setup and purpose of the interface. Even after the redesign, however, we were unable to get the circuit working properly. As a result our outputs were not what we expected based on our inputs. Problems with the 74163 prevented a great deal of progress in our design.