Rensselaer Polytechnic Institute

Computer Hardware Design ECSE 4770

Report

Lab Two Protoboard Richards Controller and Logic Analyzer Laboratory

Group: Gideon Bartlett Joseph Catalano Kristian Gutenmann Nikoleta Koleva

TA: Joe Ebel Date: 14 October 2019 Instructor: John F. McDonald

Table of Contents

Abstract	2
Table of Parts	2
Description of Internal Controller Operation	2
Introduction	2
Richards Controller Design	3
Switch Debouncing	3
Power-On Reset	4
Stopwatch Controller/Timing	4
Concise Description of Debugging Process	4
State Diagram	6
Richards Flowchart	7
State Output Table	8
Karnaugh Maps and Logic Equations	8
Logic Diagram of Outputs	10
Logic Diagram of 74151 and 7442 Primary, Secondary, and Tertiary Chips .	11
Revised Full Logic Diagram	11
Photo of Final Design	12
Final Timing Diagrams	14
Conclusion	14

Abstract

This lab examines the functionality of a Richards Controller and tests our abilities to implement the Richards Controller. We also test our abilities to properly debounce several buttons. We examine the usefulness of the Richards controller for easily switching between several states. We also take a look at how the Richards Controller can be used to implement a simple device such as a stopwatch. This also teaches us a great deal about the versatility of the Richards Controller design by seeing it applied in a very simple case.

Parts List

Chip	Name	Amount
7404	Hex Inverter	1
7408	Quad 2-Input AND Gate	3
7414	Schmitt Trigger	1
7421	Dual 4-Input AND Gate	1
7426	Quad 2-Input NAND Gate	1
7432	Quad 2-Input OR Gate	2
7442	BCD To Decimal Decoder	3
7474	Dual D Flip-Flop	3
74151	8-Input Multiplexer	3
74163	4-Bit Binary Counter, Synchronous Reset	1
LED	Light Emitting Diode	3

^{*}Miscellaneous resistors used when necessary

Description of Internal Controller Operation

Introduction

The Richards Controller implemented in this lab is designed to operate an electronic stopwatch. It is a primary controller, meaning it first assesses primary conditions, followed by jumping to secondary ones. Once these conditions are evaluated, their respective primary or secondary functions are executed. There were three parts to be designed throughout the duration of the lab: the stopwatch controller, the controller power-up circuitry, as well as the debouncing circuitry for the Start/Stop and Counter/Split switches.

Richards Controller Design

The Richards Controller is set up to allow for the state jumps and behaviors laid out in the Richards Flowchart. The controller does this through several features. First, we had to establish which states simply stepped to the next numerical state and which jumped to a different state that was not the next one numerically. Once this was identified, we had to find which conditions triggered certain state jumps as well as certain state steps. Then we were able to establish our design for the Richards Controller. All Functions that indicated a step from one state to the next and their associated conditions were assigned to the primary multiplexer and decoder. Functions that indicated a step from one state to another were associated with specific pins on the decoder corresponding to their state of origin. The matching pins on the multiplexer were then connected to the associated inputs. Some inputs, such as pins 3 and 6 were wired to ground meaning that they were associated only with jumps and not with steps and so they had to go to the secondary multiplexer and decoder. This decoder and multiplexer were wired similarly to the previous ones, however, the functions on the outputs of this decoder were connected to the load pin of the state counter via an AND gate and the A B and C load values of the state counter. This allowed the jumps to activate when the functions became active and also told the counter what states to jump to. There were a few states such as state 3 and state 6 here that had their conditions wired directly to 5V because they had to jump and there was no other condition. Lastly, state 4 had 3 potential states that it could lead to depending on the inputs. One was a step to state 5 but the others were jumps. As a result of this we had to install an extra multiplexer and decoder pair for the third condition of state 4 to be addressed. This multiplexer and decoder were wired similarly to the secondary multiplexer and decoder. The way these multiplexers and decoders are wired allows for the primary multiplexer and decoder to receive priority, however, if none of the conditions are met then the decoder will say that it is in a state that has not been wired to and not output a function and the multiplexer will let the next multiplexer in the priority to read its inputs to its decoder. This continues until an input is reached that can trigger a state change.

Switch Debouncing

The Switch Debouncing Circuitry relies on the use of D - Flip Flops to stabilize the input and combines them with a logic AND gate in order to prevent a single long button press being counted as multiple button presses. First, the input must be stabilized in order to debounce the switch input. In order to do this the switch input was connected to the input of a single D - Flip Flop. This first D - Flip Flop was also wired to the clock. This first D - Flip Flop served the purpose of initial debouncing. By feeding the signal through the Flip Flop, any signal impurities from the switch bouncing could be minimized as the input was synced to the clock cycle. This still left the issue of one long button press being read as multiple button presses. This is where the second D - Flip Flop came into the debouncing circuit. This D - Flip Flop took its input from the output of the first D - Flip Flop. It is also synced to the same clock as the first D - Flip Flop. This means that the output of the second Flip Flop is the same as the output of the first Flip Flop with a delay of 1 clock cycle between them. The output Q of the first Flip Flop of combined with the output Q' of the second by using an AND gate. This means that if the button is pressed then the output of the AND gate will be positive for exactly one clock cycle. After this one clock, the output of the AND gate will be 0 as it will functionally be combining the output of the Flip Flop with its own inverse. This guarantees that any press lasting longer than one clock cycle will be limited to one clock cycle.

Power-On Reset

The Power-On Reset Circuitry relies on the use of just one D-Flip Flop to have the stopwatch turn on, as well as having the ability to return the program to a previously known state when pressed. Similarly, Start/Stop and Counter/Split use one D-Flip Flop each for their implementation. It is important to note that the power-on reset button is active low, connecting to ground when pressed and otherwise keeping a high state. Its uses include resetting the state counter to zero, clearing the time counter and setting enable to low, as well as setting the multiplexer to high. The correct implementation and execution of the power-on reset button and circuitry is essential to having the correct outputs when implementing the electronic stopwatch.

Stopwatch Controller/Timing

The circuit generally had very little to consider in terms of time delays. The delays from chips were roughly on the scale of 1ns while the clock speed was much slower than that. As a result, there were only two instances where an extra state needed to be added to account for timing. These states were the states that were associated with accessing memory. States 2 and 5 were added as intermediary states in order to allow for this timing delay that resulted from the device being linked to the clock pulses. Pin 2 is tied to the Address Latch value. This value is synced with the clock pulses. Pin 5 is associated with Memory Latch, which is also synced with the clock values. Both of these values are needed when the memory is accessed, however, because they are both tied to the clock pulses, the circuit could experience some difficulties in transferring values if both latches were expected to be triggered in the same state. Both latches would perform their tasks but the data from the Address Latch needs time to get to the Memory Latch. Without the state delay, the Memory Latch would output useless values that were unrelated to the current state of the circuit. Adding the one clock cycle delay by adding an extra state means that the circuit will only allow the proper values from the Address Latch to pass through the Memory Latch. This was the biggest timing consideration in the circuit outside of the button debouncing stated above.

Concise Description of Debugging Process

The debugging process throughout this lab was a long but vital part of correctly implementing the electronic stopwatch using a Richards controller. Debugging was extensively done as more and more parts of the lab requirements were completed, when unexpected problems, such as chip placement and wire lengths, arose the more components were added to the program. The debugging parts that took up the most time were fixing wrong connections, as it was sometimes hard to catch them until trying to test out the circuit and getting either unexpected or wrong results. There were also wrong assumptions for outputs which were penned prior to wiring the different gates used to feed the function results into the rest of the circuit. Once the wrong outputs were fixed, some of the Karnaugh maps had to be adjusted, resulting in different connections and logic gate combinations.

Once the circuit was fully wired and connected to the Richards Controller Stopwatch Module, we experienced problems with some of our states not transitioning properly. These

included, the counter always clearing when pressing Start/Stop, the program never properly writing to the addresses, and thus not being able to read them when using Counter/Split. While these fixes took some time to be debugged and narrowed down, their solutions were easy once we knew what the problems were:

- a) For the circuit always clearing when pressing Start/Stop, we found out that were clearing the counter each time with a NOR gate and an inverter, which we removed and simply had the Start/Stop input going into the primary decoder for FA.
- b) For not properly writing the addresses we discovered that MEM EN was being used wrongly and grounded it.
- c) Lastly, to properly correct read and write, we inverted read/write, because the logic we originally used was a negation of the proper logic (Read/Write should be Active Low).

Due to the extensive debugging and circuit redesign, the final implementation of the circuit differs greatly from the original plan for the electronic stopwatch. It should also be noted that three chips were flipped upside-down in the final design to ease wiring congestion, which would in turn help when debugging.

Individual problems discovered

Kristian Gutenmann:

- 1. Upon going to replace the 7474 that was responsible for the Counter/Split button, I realized that the existing chip just wasn't being grounded.
- 2. Figured out that the 163 counter had the wrong A being loaded in. What needed to be put into the NAND gate that would output and got to A, was determined correctly on paper, but then wired incorrectly. It turned out that one of the two inputs to the gate was the wrong function.
- 3. Realized that the LED representing the middle bit was in the wrong way which explains why our design didn't appear to be moving to states 2 or 6 when it actually was.


Joe Catalano:

- 1. Realized that the 7474 chip, that was used for the Counter/Split push button, was not connected to the clock. This is explained why the pulses from that chip were traveling faster than the speed of the clock.
- 2. The outputs of one of the 7474 chips had Q and Q' directly connected to one another which was causing issues on the output of one of the push buttons which had us constantly switching between two states.


Nikoleta Koleva

- 1. Discovered error in wiring due to several chips being flipped 180 degrees (for less wire congestion). Since it is not the standard approach, there was some confusion when setting up the circuit.
- 2. Error-checked wiring and found out several missing or incorrectly wired power and ground connections, which were heating up some of the chips and also causing the circuit to malfunction.
- 3. Fixed wrong assumed outputs, using a Karnaugh maps calculator (alongside Gideon). This resulted in different logic connections and a different set of logic gates necessary to implement the final working circuit.

State Diagram



Richards Flowchart



States Table

	Ir	pu	ts								
State	С	В	A	ADDRESS LATCH Pin 2	MEMORY EN Pin 3	READ/ WRITE EN Pin 4	MEMORY LATCH Pin 5	LOAD CNTRS Pin 6	ENABLE CNTRS Pin 7	CLEAR CNTRS Pin 8	MUXC Pin 10
0	0	0	0	0	1	1	0	1	0	0	1
1	0	0	1	0	1	1	0	1	1	1	1
2	0	1	0	1	0	1	0	1	1	1	1
3	0	1	1	0	0	0	1	1	1	1	1
4	1	0	0	0	1	1	0	1	0	1	0
5	1	0	1	1	0	1	0	1	0	1	0
6	1	1	0	0	0	1	1	0	0	1	0
7	1	1	1	X	X	Х	X	Х	Х	X	X

Karnaugh Maps

	ADDRESS LATCH (Pin 2)								
A\CB	00	01	11	10					
0	0	1	0	0	CA + C'BA'				
1	0	0	X	1					

	MEMORY EN (Pin 3)								
A\CB	00	01	11	10					
0	1	0	0	1	C'B' + B'A'				
1	1	0	X	0					

	READ/WRITE EN (Pin 4)								
A\CB	00	01	11	10					
0	1	1	1	1	B' + A'				
1	1	0	X	1					

	MEMORY LATCH (Pin 5)							
A\CB	00	01	11	10				
0	0	0	1	0	CB + BA			
1	0	1	X	0				


	LOAD CNTRS (Pin 6)								
A\CB	00	01	11	10					
0	1	1	0	1	C' + B'				
1	1	1	X	1					

	ENABLE CNTRS (Pin 7)								
A\CB	00	01	11	10					
0	0	1	0	0	C'A + C'B				
1	1	1	X	0					


	CLEAR CNTRS (Pin 8)								
A\CB	00	01	11	10					
0	0	1	1	1	C + B + A				
1	1	1	X	1					

	MUXC (Pin 10)								
A\CB	00	01	11	10					
0	1	1	0	0	C'				
1	1	1	X	0					

Logic Diagram for Circuit Outputs



Logic Diagram of 74151 and 7442 Primary, Secondary, and Tertiary Chips



Full Logic Diagram





Photo of Final Design




Ribbon Cable Color-coded Connections

Pin #	Signal	Color
1	SA	Red
2	ADDRESS LATCH	Light Green
3	MEMORY EN	Brown
4	READ/WRITE EN	Yellow
5	MEMORY LATCH	Light Blue
6	LOAD CNTRS	Gray
7	ENABLE CNTRS	Purple
8	CLEAR CNTRS	Dark Blue
9	CLOCK	Orange
10	MUXC	Dark Green
16	GROUND	Black

Other wire connections

Signal	Color
Conditions	Yellow
Functions	Light Green
Q	Light Blue
Q'	Dark Blue
A	Light Green
A'	Dark Green
В	Light Blue
В'	Dark Blue
С	Yellow
C'	Orange
Y	Brown
W	Gray
From 7408's to 7432's	Purple
Power (5V)	Red
Ground	Black
SA	Red
SA'	White

Final Timing Diagrams



Conclusion

The implementation of the electronic stopwatch program using a Richards controller was a long but rewarding process. Many initial assumptions made about the design and implementation were wrong but allowed for a stronger understanding of the purpose of the controller and why it is beneficial when used in this circuit. Towards the middle of this implementation process, the two student groups merged which allowed for a much faster debugging process and parallel work on the digital part of this implementation in Quartus, thus easing the testing process.