

Simulink Design Verifier Report

Vehicle_Speedometer_Module

jamesbond

19-Mar-2023 02:44:45

Table of Contents

- [1. Summary](#)
- [2. Analysis Information](#)
- [3. Dead Logic](#)
- [4. Design Error Detection Objectives Status](#)
- [5. Derived Ranges](#)

Chapter 1. Summary

Analysis Information

Model: Vehicle_Speedometer_Module
Release: R2022a Update 2
Checksum: 379700363 2376830566 2080933560 886107326
Mode: Design error detection
Model Representation: Built on 19-Mar-2023 02:43:15
Status: Completed normally
PreProcessing Time: 16s
Analysis Time: 19s

Objectives Status

Number of Objectives: 26
Objectives Valid: 10 (38%)
Dead Logic: 0 (0%)

Chapter 2. Analysis Information

Table of Contents

- [2.1. Model Information](#)
- [2.2. Analysis Options](#)
- [2.3. Constraints](#)

2.1. Model Information

File: Vehicle_Speedometer_Module
Version: 1.29
Time Stamp: Sun Mar 19 02:09:56 2023
Author: jamesbond

2.2. Analysis Options

Mode: DesignErrorDetection
Rebuild Model Representation: IfChangeIsDetected
Detect dead logic (partial): on
Run exhaustive analysis for dead logic: off
Coverage objectives analyzed for dead logic: ConditionDecision
Detect integer overflow: on
Detect division by zero: on
Detect specified minimum and maximum value violations: off
Detect out of bound array access: on
Detect non-finite and NaN floating-point values: off
Detect subnormal floating-point values: off
Detect data store access violations: off
Detect specified block input range violations: off
Detect usage of remainder and reciprocal operations (hisl_0002): off
Detect usage of square root operations (hisl_0003): off
Detect usage of log and log10 operations (hisl_0004): off
Detect usage of Reciprocal Square Root blocks (hisl_0028): off
Maximum Analysis Time: 300s
Block Replacement: off
Parameters Analysis: off
Include expected output values: off
Randomize data that do not affect the outcome: off
Additional analysis to reduce instances of rational approximation: on

Save Data: on
Save Harness: off
Save Report: off

2.3. Constraints

Table of Contents

2.3.1. Design Min Max Constraints

2.3.1. Design Min Max Constraints

Name	Design Min Max Constraint
Avg_VehicleSpeed	[0..280]
In_MainFilt_SpeedValue	[1..3]
In_AuxFilt_SpeedValue	[1..3]

Chapter 3. Dead Logic

Simulink Design Verifier proved these objectives to be unreachable or dead logic. This can be a side effect of parameter configurations or minimum and maximum constraints specified on inputs. Simulink Design Verifier ran a partial check for dead logic. Consider enabling the 'Dead logic > Run exhaustive analysis' configuration option in order to perform an exhaustive analysis.

Chapter 4. Design Error Detection Objectives Status

Table of Contents

4.1. Objectives Valid

4.1. Objectives Valid

#	Type	Model Item	Description	Analysis Time (sec)
17	Integer overflow	Speedometer Module/Main Data Filtering/Gain	Overflow	12
22	Division by zero	Speedometer Module/Main Data Filtering/Divide	Division by zero	12
23	Integer overflow	Speedometer Module/Main Data Filtering/Divide	Overflow	12
26	Integer overflow	Speedometer Module/Auxilliary Data Filtering/Gain	Overflow	12
28	Integer overflow	Speedometer Module/Main Data Filtering/Add	Overflow	12
30	Integer overflow	Speedometer Module/Display Speed Output/Add	Overflow	12
33	Division by zero	Speedometer Module/Auxilliary Data Filtering/Divide	Division by zero	12
34	Integer overflow	Speedometer Module/Auxilliary Data Filtering/Divide	Overflow	12
38	Integer overflow	Speedometer Module/Display Speed Output/Abs	Overflow	12
40	Integer overflow	Speedometer Module/Auxilliary Data Filtering/Add	Overflow	16

Chapter 5. Derived Ranges

Signal	Derived Ranges
Speedometer Module/Compare To Zero/Constant- Output 1	0
Speedometer Module/Constant- Output 1	10
Speedometer Module/Display Speed Output/Constant- Output 1	1.5
Avg_VehicleSpeed- Output 1	[0..280]
Speedometer Module/Input Processing/Saturation- Output 1	[2..250]
Speedometer Module/Rem- Output 1	[0..9]
Speedometer Module/Compare To Zero/Compare- Output 1	[F..T]
Speedometer Module/Main Data Filtering/Constant- Output 1	0.050000000000000000277555756156289135105907917022705078125
Speedometer Module/Main Data Filtering/Gain- Output 1	[1.2900000000000000003552713678800500929355621337890625..162.4900000000000000909494701772928
In_MainFilt_SpeedValue- Output 1	[1..3]
Speedometer Module/Main Data Filtering/Divide- Output 1	[0.42999999999999999338661852249060757458209991455078125..162.490000000000000090949470177
Speedometer Module/Auxilliary Data Filtering/Constant- Output 1	0.02999999999999999988897769753748434595763683319091796875
Speedometer Module/Auxilliary Data Filtering/Gain- Output 1	[0.2899999999999999980015985556747182272374629974365234375..126.6899999999999977262632455
Speedometer Module/Main Data Filtering/Add- Output 1	[0.380000000000000000444089209850062616169452667236328125..162.43999999999999772626324556
Speedometer Module/Display Speed Output/Add- Output 1	[-250..124.659999999999996589394868351519107818603515625]
In_AuxFilt_SpeedValue- Output 1	[1..3]

Signal	Derived Ranges
Speedometer Module/Auxilliary Data Filtering/Divide-Output 1	[0.0899999999999999966693309261245303787291049957275390625..126.689999999999997726263245]
Speedometer Module/Display Speed Output/Abs-Output 1	[0..250]
Speedometer Module/Auxilliary Data Filtering/Add-Output 1	[0.059999999999999997779553950749686919152736663818359375..126.6599999999999965893948683]
Speedometer Module/Display Speed Output/Relational Operator- Output 1	[F..T]
Speedometer Module/Display Speed Output/Switch-Output 1	[0.5..250]
Out_VehicleSpeed_Display- Output 1	[0.5..250]