Cache Latencies L1 35000 -RAM 30000 -L2 Upper Bound L3 Lower Bound 25000 -200000 J 15000 -10000 -5000 -

150

Cycles (+ error from pipeline and rdtscp)

200

250

300

350

50

100