


Serial Data Transfer – SPI

Computer Engineering 2

Motivation



Communication CPU – Peripheral Devices



Parallel Bus

- n address lines
- m data lines
- Control lines (NWE, NOE)
- Decode logic

Serial Bus

- 2 to 4 lines
 - (CLK)
 - Data: Din, Dout
 - (Select)

Motivation



Serial Connection


→ UART, SPI, I2C, etc.

- Provide simple, low-level physical connection
 - Simpler

→ save PCB area

Reduce number of switching lines

→ reduce power, and improve EMC 1)



- Requires "higher level" protocol
 - Usually in software
 - Error detection, reliability, quality-of-service (QoS)
 - Interpretation of commands

¹⁾ Electromagnetic compatibility:
Simultaneous switching of lines creates unwanted emission

Agenda



- Serial Communication
- SPI Serial Peripheral Interface
 - SPI Basics
 - SPI Modes
 - SPI STM32F4xxx
 - SPI Flash Devices

Learning Objectives



At the end of this lesson, you will be able

- to explain what SPI is and how it works
- to outline the differences between the four SPI modes of operation
- to draw and interpret SPI timing diagrams
- to interpret the SPI block diagram of the STM32F4xxx
- to outline how SPI data transmission and reception has to be handled by software on the STM32F4xxx

Serial Communication



Connections (wires)

- Serial data line(s)
- Optional control lines

Master **Slave** transmitter (TX) Data receiver (RX) ← Control →

Communication Modes

Simplex Unidirectional, one-way only

Half-duplex Bidirectional, only one direction at a time


Bidirectional, both directions simultaneously Full-duplex

Timing

Synchronous Both nodes use the same clock

Clock often provided by master

Asynchronous Each node uses an individual clock





SPI – Serial Peripheral Interface

- Serial bus for on-board connections
 - Used for short distance communication
- Connects microcontroller and external devices
 - Sensors, A/D converters, displays, flash memories, codecs
 - IOs, Real Time Clocks (RTC), wireless transceivers...
- Synchronous
 - Master distributes the clock to slaves
- Compared to a parallel bus
 - Saves board area
 - Lowers pin count on both chips (TX and RX) → smaller, low-cost
 - Simplifies EMC (Electromagnetic compatibility)



SPI → De facto Standard

- No official standards organization
- No legally binding specification
 - Only chip datasheets and application notes
 - Many different variants exist
- Introduced by Motorola (today NXP) around 1979
- Also called 4-wire Bus

A de facto standard is a custom, convention, product, or system that has achieved a dominant position by public acceptance or market forces.


source: Wikipedia



9

Synchronous Serial Data Connection

Full duplex




Source: Wikipedia

- Master (single master)
 - Generates clock (SCLK)
 - Initiates data transfer by setting $\overline{SS} = 0$ (Slave Select)
- MOSI Master Out Slave In
 - Data from master to slave
- MISO Master In Slave Out
 - Data from slave to master



Single Master – Multiple Slaves


- Master generates a common clock signal for all slaves
- MOSI
 - From master output to all slave inputs
- MISO
 - All slave outputs connected to single master input
- Slaves
 - Individual select $\overline{SS1}$, $\overline{SS2}$, $\overline{SS3}$
 - \overline{SSx} = '1' \rightarrow Slave output MISOx is tri-state



Source: Wikipedia



Implementation Using Shift Registers



'LSB first' vs. 'MSB first' is configurable in most microcontrollers.

Slaves are often hard-wired.


Status bits with Interrupt


TXE Tx Buffer Empty
RXNE Rx Buffer Not Empty




Timing

- Toggle output on one clock edge
- Sample on other clock edge








SPI Modes



Clock Polarity and Clock Phase

- TX provides data on 'Toggling Edge'
- RX takes over data with 'Sampling Edge'



Mode	CPOL	CPHA
0	0	0
1	0	1
2	1	0
3	1	1

13

Source: http://www.byteparadigm.com


Mode	CPOL	СРНА
0	0	0
1	0	1
2	1	0
3	1	1



Clock Polarity and Clock Phase



RX takes over data with 'Sampling Edge'




10.01.2024

SPI Modes



Data and Clock

Summary of all possible combinations




Mode	CPOL	СРНА
0	0	0
1	0	1
2	1	0
3	1	1
	0 1 2	1 0 2 1

SPI



Properties


- No defined addressing scheme
 - Use of \overline{SS} instead \rightarrow KISS
- Transmission without receive acknowledge and error detection
 - Has to be implemented in higher level protocols
- Originally used only for transmission of single bytes
 - SS deactivated after each byte
 - Today also used for streams (endless transfers)
- Data rate
 - Highly flexible as clock signal is transmitted
- No flow-control available
 - Master can delay the next clock edge
 - Slave can not influence the data rate
- Susceptible to spikes on clock line



Source: Wikipedia




17





Synchronizing Hardware and Software

- When shall software access the shift register?
 - TXE TX Buffer Empty Software can write next TX Byte to register SPI_DR
 - RXNE RX Buffer Not Empty A byte has been received. Software can read it from SPI_DR




source: STMicroelectronics



Transmitting in Software

Example with CPOL=1, CPHA=1, MSB first

Example: SW wants to transmit bytes 0xF1, 0xF2, 0xF3






Receiving in Software

Example with CPOL=1, CPHA=1, MSB first


Example: SW receives bytes 0xA1, 0xA2, 0xA3





21

- Software: Simultaneously Handling Data Transmission and Reception
 - Full duplex: Check TXE and RXNE bits





Interrupts

Interrupts can be used instead of polling for TXE and RXNE bits

Position	Priority	Type of priority	Acronym	Description	Address
31	38	settable	I2C1_EV	I ² C1 event interrupt	0x0000 00BC
32	39	settable	I2C1_ER	I ² C1 error interrupt	0x0000 00C0
33	40	settable	I2C2_EV	I ² C2 event interrupt	0x0000 00C4
34	41	settable	I2C2 ER	I ² C2 error interrupt	0x0000 00C8
35	42	settable	SPI1	SPI1 global interrupt	0x0000 00CC
36	43	settable	SPI2	SPI2 global interrupt	0x0000 00D0
37	44	settable	USART1	USART1 global interrupt	0x0000 00D4
38	45	settable	USART2	USART2 global interrupt	0x0000 00D8
39	46	settable	USART3	USART3 global interrupt	0x0000 00DC



SPI Registers

- Total of 6 SPI blocks
 - Set of registers for each of them

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	ဗ	2	1	0
0x00	SPI_CR1															<u>ر</u>	7	BIDIMODE	BIDIOE	CRCEN	CRCNEXT	DFF	RXONLY	SSM	SSI	LSBFIRST	SPE	ВІ	R [2	:0]	MSTR	CPOL	СРНА
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	SPI_CR2			C	o	nf	ig	ur	at	io	n	<	_												>	TXEIE	RXNEIE	ERRIE	FRF	Reserved	SSOE	TXDMAEN	RXDMAEN
	Reset value																									0	0	0	0		0	0	0
0x08	SPI_SR															S	Sta	atı	us	_				>	FRE	BSY	OVR	MODF	CRCERR	UDR	CHSIDE	TXE	RXNE
	Reset value																								0	0	0	0	0	0	0	1	0
0x0C	SPI_DR			T	'KO	n	- N	ait	,	D	20	o i	\/C											[DR[15:0)]						
	Reset value			'	Id	ns	511	ш	. /	K	30	eı	νE	<i>-</i>				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

source: STM32F42xxx Reference Manual

#define	SPI1	((reg_spi_t *) 0x40013000)
#define	SPI2	((reg_spi_t *) 0x40003800)
#define	SPI3	((reg_spi_t *) 0x40003c00)
#define	SPI4	((reg_spi_t *) 0x40013400)
#define	SPI5	((reg_spi_t *) 0x40015000)
#define	SPI6	((reg_spi_t *) 0x40015400)



Register Bits

SPI CR1	SPI control register 1
BIDIMOD	E Bidirectional data mode enable
BIDIOE	Output enable in bidir mode
CRCEN	Hardware CRC calculation enable
CRCNEX	T CRC transfer next
DFF	Data frame format (8-bit vs. 16-bit)
RXONLY	Receive only
SSM	Software slave management
SSI	Internal slave select
LSBFIRS ⁷	T Frame format (bit order)
SPE	SPI enable
BR[2:0]	Baud rate control
MSTR	Master selection (master vs. slave)
CPOL	Clock polarity
СРНА	Clock phase

SPI DR	SPI data register
DR[15:0] Data register	

SPI CR2	SPI control register 2
TXEIE	Tx buffer empty interrupt enable
RXNEIE	RX buffer not empty interrupt enable
ERRIE	Error interrupt enable
FRF	Frame format (Motorola vs. TI mode)
SSOE	SS output enable
TXDMAE	N Txbuffer DMA enable


SPI SR	SPI status register
FRE	Frame format error
BSY	Busy flag (Txbuffer not empty)
OVR	Overrun flag
MODF	Mode fault
CRCERR	CRC error flag
UDR	Underrun flag
CHSIDE	Channel side (not used for SPI)
TXE	Transmit buffer empty
RXNE	Receive buffer not empty

SPI – Flash Devices



Save Board Area

- E.g. Micron M25PE40 Serial Flash Memory
 - 4 Mbit NOR flash
 - 6 x 5 mm package size
 - SCLK: up to 75 MHz



Signal Name	Function	Direction
С	Serial clock	Input
DQ0	Serial data	Input
DQ1	Serial data	Output
S#	Chip select	Input
W#	Write Protect	Input
RESET#	Reset	Input
V _{CC}	Supply voltage	_
V _{SS}	Ground	_

Source: Micron


SPI – Flash Devices



Some Vendors Use More Than One Data Line

Example: Flash using Quad I/O for Higher Bandwidth

FIGURE 1: QUAD I/O SERIAL INTERCONNECTION




Source: Micron


Conclusions



SPI

- Master/Slave
- Synchronous full-duplex transmission (MOSI, MISO)
- Selection of device through Slave Select (SS)
- No acknowledge, no error detection
- Four modes → clock polarity and clock phase





Source: Wikipedia