

UG10096

FR1 FR2 Test Tool QEC & DPD Training User Guide

Rev. B — March 2025

User guide
CONFIDENTIAL

Document information

Information	Content
Keywords	UG10096, FR1, FR2, FR1 FR2 Test Tool
Abstract	The document describes how to perform open/close-loop QEC calibration and RX IQ correction. It covers the detailed steps for open/closed-loop DPD training from time-domain and frequency-domain waveform sources.



1 Introduction

FR1_FR2_Test_Tool is a software tool running on the LA12xx device VSPA cores. It can:

- Generate 5G signals or single tone on LS-DCS for sub 6 GHz FR1 to test RF card performance
- Generate 5G signals or single tone on HS-DCS for mmwave FR2 to test RF card performance

The document describes how to perform open/close-loop QEC calibration and RX IQ correction. It covers the detailed steps for open/closed-loop DPD training from time-domain and frequency-domain waveform sources.

CONFIDENTIAL

2 Environment setup

The following is a list of hardware and software components that are used for the setup.

- Baseband platform: LA1224-RDB-B-LS
- RF platform: Diora-3QB2 (N78) Diora-3QC (N79)
- BSP: LA1224-RDB BSP 2.4 / 3.0
- RF driver: Diora driver 2.1.1
<https://metanoia-comm.atlassian.net/servicedesk/customer/portal/3>
- FR1_FR2_TOOL test tool script version: 4.0
- FR1_FR2_TOOL VSPA image version: 4.0.5
- Python: 3.6

[Figure 1](#) depicts the block diagram of the setup used.




Figure 1. Block diagram

steps for closed-loop DPD training from time-domain and frequency-domain waveform sources.

[Figure 2](#) shows the LA1224-RDB-B-LS board and Diora RF cards used on the board.



Figure 2. LA1224-RDB-B-LS and Diora RF cards

3 VSPA image prerequisites

The following list describes the prerequisites for the VSPA image.

- QEC calibration:
No prerequisites required
- RX IQ correction:
No prerequisites required
- DPD training: Time-domain waveform source
ADVspa_images_LS.2T2R.T4x_100M_30K_491_245_HS.2R_400M_120K_1966_1966_TDDFDD
 - LS training: Observation on LS ADC to capture waveform at 245.76 Msps
 - HS training: Observation on HS ADC to capture waveform at 983.04 Msps
- DPD training: Frequency-domain waveform source
ADVspa_images_LS.4T4R_100M_30K_491_245_TDDFDD
 - LS training: Observation on LS ADC to capture waveform at 245.76 Msps

ADvspa_images_LS.2T2R_100M_30K_491_245_HS.2R_400M_120K_1966_1966_TDDFDD

– HS training: Observation on HS ADC to capture waveform at 983.04 Msps

Note: The performance of DPD is affected by the signal quality, LO leakage, training sampling rate, and PAPR. For details about further RF performance tuning, contact RFIC vendors.

4 Open-loop QEC calibration

The following subsections provide an example of running TRX DC/LO calibration and generating QEC coefficients by running the NXP open-loop QEC calibration tool.

Enable FR1 FR2 Test Tool

To enable FR1_FR2_Test_Tool, run the following commands.

```
cd fr1_fr2_test_tool/
./boot_vspa.sh ADvspa_images_LS.4T4R_100M_30K_491_245_TDDFDD/
```

Initiate channel

To initiate the channel, run the following command.

```
** ./channels_start.sh <dcid> **
./channels_start.sh dcs2 *** Calibration on DCS2 only ***

OR

./channels_start.sh *** Calibration on all channels ***
```

Check antenna mapping

Check antenna mapping for TX and RX as follows.

```
Ant Mapping TX:
ant_id dcsid      dcs      status
0      0          LSDCS0-0  RUNNING
1      1          LSDCS0-1  RUNNING
2      2          LSDCS1-0  RUNNING
3      3          LSDCS1-1  RUNNING

Ant Mapping RX:
ant_id dcsid      dcs      status
0      0          LSDCS0-0  RUNNING
1      1          LSDCS0-1  RUNNING
2      2          LSDCS1-0  RUNNING
3      3          LSDCS1-1  RUNNING
```

Initiate RF driver DPD LOOP mode

Initiate the RF driver DPD LOOP mode using the below command.

```
./<path>/diora_ls_dpd_3qb2_trx1.sh ** Refer to Appendix A: Diora 3QB2 RF DPDLOOP sequence example for LS DPD training
```

TX IQ QEC

Note: Be careful when adjusting the QEC tuning values, as improper inputs could potentially lead to boosted power and cause damage to the PA.

You can fine-tune the DC samples by adjusting the DC offset and IQ imbalance values. However, this step is optional.

```
./update_qec_coeff_tx.sh [tx_ant_id] [imb=gain:phase] [gain=re:im] [dc=re:im] [inc]
```

Example:

```
./update_qec_coeff_tx.sh 0 imb=-0.23:0.46 dc=-.00796:.00537
```

You can monitor the constellation on VSA and try to align the constellation of DC samples with non-DC samples.




Figure 3. Constellation on VSA

You can directly use the IQ imbalance reported by the VSA as a QEC input data. The sign should be changed for the QEC command.

For example:

- VSA report:
 - Gain imbalance: 0.23 dB
 - Quad error: -0.46 degree
- QEC command input:
 - --sg -0.23
 - --sp 0.46

Channel Power	20.25 dBm
Channel Power (Active)	20.25 dBm
EVM	5.40 %
EVM Peak	103.82 %
Frequency Error	1190.11 Hz
Symbol Clock Error	0.402 ppm
IQ Offset	-35.57 dB
Time Offset	-51 ns
Sync Correlation	99.9 %
Sync Source	PDSCH DMRS
Magnitude Error	3.68 %
Phase Error	0.04 rad
Gain Imbalance	0.23 dB
Quad Error	-0.46 degree
Timing Skew	-40.19 ps

Figure 4. Demodulation error summary

RX IQ QEC – IQ imbalance

The IQ imbalance numbers of phase and gain error should be retrieved in single tone mode. The waveform source can be from an external signal generator or DAC via a loopback path.

The steps covered in subsequent subsections are based on LOOPBACK mode.

Send single tone 122.88 MHz

Send a single tone at 122.88 MHz using the following command.

```
./send_single_tone.sh <tx_ant_id> 12288000 20
```

Retrieve IQ imbalance numbers

To retrieve IQ imbalance numbers, run the following commands.

```
./update_qec_coeff_rx.sh 0 dis
./qec_open_loop_rx.sh <tx_ant_id> <rx_ant_id>
Calculate IQ imbalance ...
Phase_error = -0.44547
Gain_error = 0.17959
./update_qec_coeff_rx.sh 0 imb=0.17959:-0.44547
RX QEC coeff for antenna 0 on core 1 updated from address 0x23616c0000
Updated coeff saved to file ./qec/qec_coeff_rx_ant0.bin
```

Disable single tone mode

Disable the single tone mode using the following command.

```
./send_single_tone.sh <tx_ant_id> dis
```

RX IQ QEC – DC offset

You can further fine-tune the RX DC offset by means of IQ correction.

Refer to section **RX measurement** and **IQ constellation correction** for how to measure the RX performance and run RX IQ correction.

RX measurement: Convert RX dump .bin to Keysight format

```
./dump_time_domain_rx.sh 0
python3 utils/conv_bin2csv.py -i rx_timedomain_20ms_245760ksps_dump_ant0.bin -d
td -m fr1

Loading... rx_timedomain_20ms_245760ksps_dump_ant0.bin
>> TD Waveform sampling rate 245760000
resample from 245760000 to 122880000
1228800
>> Original TD waveform length in 20 slots = 1228800
>> Output .csv location =
rx_timedomain_20ms_245760ksps_dump_ant0_20231103013515.csv
```

On Keysight VSA

Recall >> Recording >> Recall From >> select .csv file



Figure 5. VSA Recall configuration

Meas Standard >> RB Alloc Preset >> DL NR-TM1.1 (P0) >> Apply Preset




Figure 6. VSA Meas setup

In the following VSA snapshot, the RX EVM rms is 8.76 % and the EVM peak is around 280 %. OFDM samples affected by DC leakage cause distortion in constellation and degradation in DPD performance.



Figure 7. RX EVM before calibration

IQ constellation correction

Note: The current IQ correction only supports the FR1 TM1.1 waveform.

```
*** ./rx_iq_correction.sh <tx_ant_id> <rx_ant_id>***

./rx_iq_correction.sh 0 0
Apply QEC Rx passthrough mode on DC offset values...
./update_qec_coeff_rx.sh 0 dc=0:0 inc
Starting Rx IQ correction...
incr_scale is set to default 4...
IQ delta = 190336
./update_qec_coeff_rx.sh 0 dc=-.04226:.02186 inc
IQ delta = 2256
./update_qec_coeff_rx.sh 0 dc=-.04170:.02186 inc
IQ delta = 1049
./update_qec_coeff_rx.sh 0 dc=-.04147:.02186 inc
IQ delta = 580
calibration done...found the best --dre -.04147 --dim .02186
```

After RX QEC calibration, QEC coefficients are automatically applied in VSPA.

All generated QEC coefficient binaries for both TX and RX are stored in the following files.

- qec/qec_coeff_rx_ant<rx_ant_id>.bin
- qec/qec_coeff_tx_ant<tx_ant_id>.bin

Recheck calibrated RX

Repeat the step mentioned in section **RX measurement** to play the RX dump on Keysight VSA.

The RX EVM peak is further improved from 280 % to 24 %.




Figure 8. RX EVM after calibration

5 Close-loop QEC calibration

The following is an example of running TRX DC/LO calibration and generating QEC coefficients by running the NXP QEC calibration tool.

Note: The TRX QEC calibration only works in RF loopback mode.

Enable FR1 FR2 Test Tool

Run the following commands to enable FR1_FR2_Test_Tool.

```
cd fr1_fr2_test_tool/  
./boot_vspa.sh ADvspa_images_LS.4T4R_100M_30K_491_245_TDDFDD/
```

Initiate channel

Run the following command to initiate the channel.

```

** ./channels_start.sh <dcsid> **
./channels_start.sh dcs2 *** Calibration on DCS2 only ***

OR

./channels_start.sh *** Calibration on all channels ***

```

Check antenna mapping

Run the following commands to check antenna mapping for TX and RX.

```

Ant Mapping TX:
ant_id dcsid      dcs      status
0      0          LSDCS0-0  RUNNING
1      1          LSDCS0-1  RUNNING
2      2          LSDCS1-0  RUNNING
3      3          LSDCS1-1  RUNNING

Ant Mapping RX:
ant_id dcsid      dcs      status
0      0          LSDCS0-0  RUNNING
1      1          LSDCS0-1  RUNNING
2      2          LSDCS1-0  RUNNING
3      3          LSDCS1-1  RUNNING

```

Initiate RF driver RFLOOP mode

The CL QEC calibration requires RF TX LO and RX LO to work independently on different frequencies for application to identify the LO leakage power of TX and RX. In this case for FR1, a frequency offset of 45 MHz has been selected.

```

./<path>/diora_rfloop_3qb2_trx1.sh ** Refer to Appendix A: Diora 3QB2 RF RFLOOP sequence example for LS QEC training

```

RX LO: 3.5 GHz

TX LO: 3.545 GHz (Mkr1)




Figure 3. TX spectrum in RFLOOP mode

Initiate QEC calibration

Follow these steps to initiate QEC calibration.

1. Stop sending out 5G NR TM1.1 waveform
2. Transmit 24 MHz single tone waveform
3. Clean up the previous calibration data and perform QEC passthrough mode both on TX and RX
4. Calculate RX IQ imbalance and perform RX QEC: **rx_qec_cl.sh**
5. Calculate RX DC offset numbers and perform RX DC offset correction: **rx_dc_offset_cl.sh**
6. Calculate TX DC offset numbers and perform TX DC offset correction: **dc_offset_cl.sh**
7. Calculate TX IMRR and perform TX QEC: **tx_qec_cl.sh**
8. Stop sending single tone
9. Transmit 5G NR TM1.1 waveform

```
*** ./demo_qec_closetloop.sh <Tx_ant_id> <Rx_ant_id> ***
./demo_qec_closetloop.sh 0 0
```

RX: rx_qec_cl.sh result

```
root@fr1_fr2_test_tool# ./demo_qec_closetloop.sh 0 0 1
*****
* Close Loop QEC Calibration Version v2.0.0 *
*****
deleting previous *.cfg done send_single_tone.sh 0 24000000 35
Sending single tone 24000000 Hz with 35% scale to antenna 0 , SPS=491520 Ksps
vspa_mbox send 4 1 0x0a0e02cc 0x0c800000
Antenna 0 is sending ONE time-domain single tone(s) now.

Passthrough QEC coefficients written to path:tx ant:0 !
Passthrough QEC coefficients written to path:rx ant:0 !

start QEC RX
Converted to 24 MHz

### Rx IQ Imbalance API ###
Test tone frequency (Tx): 24 MHz
```

```
Tx-Rx LO delta: 45 MHz
```

```
Observed tone frequency (Rx): 69 MHz
```

```
Rx capture length: 8192 samples
```

```
Rx FFT length: 4096 samples
```

```
### Rx IQ Imbalance extraction ###
```

```
FFT bin frequency: 69.0MHz
```

```
IMRR: 47.23 dB
```

```
Gain imbalance: 0.0014 dB
```

```
Phase imbalance: 0.4994 deg
```

```
Custom QEC coefficients written to path:rx ant:0 !
```

```
real 0m1.359s
```

```
user 0m0.738s
```

```
sys 0m0.652s
```

```
rx_qec_cl.sh done
```

```
RX: rx_dc_offset_cl.sh
```

```
start RX DC Offset Calibration
```

```
Detected DC offset: (0.032518) + 1j*(-0.014163)
```

```
Applying Rx DC correction:
```

```
--dre -.032518
```

```
--dim .014163
```

```
Custom QEC coefficients written to path:rx ant:0 !
```

```
rx_dc_offset_cl.sh done
```

```
TX: dc_offset_cl.sh
```

```
step = .000488281250000000000;
```

```
dc_offset_values = -92.751085
```

```
dc_offset_best = -76.736269
```

```
dc_i_tmp = -.00585937500000000000;
```

```
dc_q_tmp = .00439453125000000000
```

```
dc_i_best = -.00585937500000000000;
```

```
dc_q_best = .00439453125000000000
```

```
***** Computed parameters *****
```

```
> dc_offset_values = -92.751085 dB
```

```
> dc_q_obtn = .00439453125000000000
```

```
> dc_i_obtn = -.00585937500000000000
```

```
real 0m20.952s
```

```
user 0m11.423s
```

```
sys 0m15.871s
```

```
dc_offset_cl.sh done
```

TX LO leakage before and after (Mkr1)




Figure 4. TX spectrum after IQ DC calibration

TX: tx_qec_cl.sh

```

***** Computed parameters *****
> IMRR_value      = 60.023 dB
> phase_obtn      = .62500000000000000000 degrees
> gain_obtn       = -.26562500000000000000 dB

real    0m17.883s
user    0m9.740s
sys     0m13.494s
tx_qec_cl.sh done
Stopping single tone to antenna 0
vspa_mbox send 4 1 0x0a0e21ff 0x00040000
Antenna 0 has stopped sending time-domain single tone.

```

Close Loop QEC Completed !

TX IMRR before and after (Mkr2)




Figure 5. TX spectrum after IQ imbalance calibration

Calibration data of each antenna is stored as a .bin file in the fr1_fr2_tool/ folder.

- **qec_coeff_tx_<ant_id>.bin**
- **qec_coeff_rx_<ant_id>.bin**

These files are stored as a .cfg file in the fr1_fr2_tool/qec/ folder.

qec_tx_<ant_id>.cfg

```
declare -- iq_gain_imb_dB="0.16"
declare -- iq_phase_imb_deg="0.2"
declare -- FD_tap_cnt="0"
declare -- ssfilt_filename=""
declare -- int_delay="0"
declare -- gain_re="1"
declare -- gain_im="0"
declare -- dc_re="-0.001953125"
declare -- dc_im="-0.0117187500"
```

qec_rx_<ant_id>.cfg

```
declare -- iq_gain_imb_dB="-0.201228221413"
declare -- iq_phase_imb_deg="1.16375211448"
declare -- FD_tap_cnt="0"
declare -- ssfilt_filename=""
declare -- int_delay="0"
declare -- gain_re="1"
declare -- gain_im="0"
declare -- dc_re="0"
declare -- dc_im="0"
```

After QEC calibration, the QEC coefficients are applied on both TX and RX automatically.

You can update the QEC coefficient manually to check the EVM before and after.

Before QEC check: apply QEC passthrough mode

```
./update_qec_coeff_tx.sh <ant_id> dis *** Tx ***
./update_qec_coeff_rx.sh <ant_id> dis *** Rx ***
```

After QEC check: apply QEC coefficient from generated .bin

```
./update_qec_coeff_tx.sh <ant_id> qec_coeff_tx_<ant_id>.bin; *** Tx ***
./update_qec_coeff_rx.sh <ant_id> qec_coeff_rx_<ant_id>.bin; *** Rx ***
```

RX spectrum check

If the calibration is not working as expected, it is recommended to check the RX spectrum before or after calibration. You can do this by manually sending a 24 MHz single-tone waveform out of the DAC and then checking the FFT of the ADC dumped bin file.

```
./send_single_tone.sh <ant_id> 24000000 20
./dump_time_domain_rx.sh <ant_id>
python utils/plotdump.py -i rx_timedomain_20ms_245760ksps_dump_ant<ant_id>.bin
f 245760000
```

[Figure 6](#) shows the correct RX FFT plot.

- TX LO leakage: TX DC 45 MHz
- TX 24 MHz single tone power: 45 MHz + 24 MHz = 69 MHz
- TX 24 MHz single tone image power: 45 MHz - 24 MHz = 21 MHz

The above values should be identifiable without affected by distortion, frequency offset, or crosstalk.

Any of the above effects can downgrade the QEC performance.

For DC calibration, the DC power (TX LO leakage) is calculated and recorded.

For IQ imbalance calibration, the IMRR (TX 24 MHz single tone power - TX LO leakage) is calculated and recorded.




Figure 6. RX FFT plot

TX IQ fine tuning

Note: Be careful when adjusting the QEC tuning values, as improper inputs could potentially lead to boosted power and cause damage to the PA.

You can fine tune the DC samples by adjusting the DC offset and IQ imbalance values. However, this step is optional.

```
imb2qec_apply.sh -p tx/rx -a $tx/rx_ant_id --sg $gain_tmp --sp $phase_tmp --dre
$tx_corr_dc_re --dim $tx_corr_dc_im
```

You can monitor the constellation on VSA and try to align the constellation of DC samples with non-DC samples.




Figure 7. Constellation on VSA

You can directly use the IQ imbalance reported by the VSA as a QEC input data.

The sign symbol should be changed for the QEC command.

For example:

- VSA report:
 - Gain imbalance: 0.23 dB
 - Quad error: -0.46 degree
- QEC command input:
 - --sg -0.23
 - --sp 0.46

Channel Power	20.25 dBm
Channel Power (Active)	20.25 dBm
EVM	5.40 %
EVM Peak	103.82 %
Frequency Error	1190.11 Hz
Symbol Clock Error	0.402 ppm
IQ Offset	-35.57 dB
Time Offset	-51 ns
Sync Correlation	99.9 %
Sync Source	PDSCH DMRS
Magnitude Error	3.68 %
Phase Error	0.04 rad
Gain Imbalance	0.23 dB
Quad Error	-0.46 degree
Timing Skew	-40.19 ps

Figure 8. Demodulation error summary

6 RX IQ correction

For some reason, if the RX is not well calibrated after QEC calibration, you can further fine-tune the RX performance by IQ correction.

The following is an example of how to measure the RX performance and run the RX IQ correction.

NOTE: The RX IQ correction only works in DPD Loopback mode.

Initiate RF driver DPD LOOP mode

Run the following command to initiate RF driver in DPD LOOP mode.

```
./<path>/diora_ls_dpd_3qb2_trx1.sh ** Refer to Appendix A: Diora 3QB2 RF DPDLLOOP sequence example for LS DPD training
```

RX measurement: Convert RX dump .bin to Keysight format

Run the following commands to convert the RX dump .bin file to Keysight VSA format.

```
./dump_time_domain_rx.sh 0
python3 utils/conv_bin2csv.py -i rx_timedomain_20ms_245760ksps_dump_ant0.bin -d
td -m fr1

Loading... rx_timedomain_20ms_245760ksps_dump_ant0.bin
>> TD Waveform sampling rate 245760000
resample from 245760000 to 122880000
1228800
>> Original TD waveform length in 20 slots = 1228800
>> Output .csv location =
rx_timedomain_20ms_245760ksps_dump_ant0_20231103013515.csv
```

On Keysight VSA, perform the following steps:

1. Recall >> Recording >> Recall From >> select .csv file



Figure 9. VSA Recall configuration

2. Meas Standard >> RB Alloc Preset >> DL NR-TM1.1 (P0) >> Apply Preset




Figure 10. VSA Meas setup

In the below VSA snapshot, the RX EVM rms is 8.76 % and the EVM peak is approximately 280 %.

The OFDM samples affected by DC leakage cause distortion in the constellation and degradation in DPD performance.



Figure 11. RX EVM before calibration

IQ constellation correction

Run the following command to correct IQ constellation.


```
*** ./rx_iq_correction.sh <Tx_ant_id> <Rx_ant_id> ***

./rx_iq_correction.sh 0 0
Starting Rx IQ correction...
Custom QEC coefficients written to path:rx ant:0 !
incr_scale=4.512374878
1
IQ delta = 167294
Custom QEC coefficients written to path:rx ant:0 !
qec/imb2qec_apply.sh -p rx -a 0 --sg 0 --sp 0 --dre -.03313 --dim .01662
2
IQ delta = 15682
Custom QEC coefficients written to path:rx ant:0 !
qec/imb2qec_apply.sh -p rx -a 0 --sg 0 --sp 0 --dre -.03645 --dim .01763
3
IQ delta = 2056
Custom QEC coefficients written to path:rx ant:0 !
qec/imb2qec_apply.sh -p rx -a 0 --sg 0 --sp 0 --dre -.03667 --dim .01802
4
IQ delta = 1061
Custom QEC coefficients written to path:rx ant:0 !
qec/imb2qec_apply.sh -p rx -a 0 --sg 0 --sp 0 --dre -.03667 --dim .01780
5
IQ delta = 836
```

calibration done...found the best --dre -.03667 --dim .01780

Recheck calibrated RX

Repeat the step described in section **RX measurement** to play the RX dump on Keysight VSA.
The RX EVM peak is further improved from 280 % to 24 %.



Different calibration combination

You can try different combinations on the calibration sequence to evaluate the performance.
The two examples are as follows.
Example 1 - RX IQ correction before DPD





Figure 13. IQ calibration sequence example 1

Example 2 - RX IQ correction between each DPD training iterations



7 Open-loop DPD training

The open-loop DPD training can be a useful tool for engineering development or in situations where there is no DPD loopback path on the RF side. It is recommended to use a high sampling rate of instrument configuration when conducting the open-loop DPD training.

Requirements:

- A 10 ms pulse trigger is needed to synchronize between LA1224-RDB-B and VSA.
- Connect J526 connector to VSA trigger input.




Figure 12. J526 location on LA1224-RDB-B

- Select the trigger source on VSA.



Figure 13. VSA trigger source selection

Enable FR1 FR2 Test Tool

To enable FR1_FR2_Test_Tool, run the following command.

```
./boot_vspa.sh hsdv2
ADvspa_images_LS.2T2R.T4x_100M_30K_491_245_HS.2R_400M_120K_1966_1966_TDDFDD
```

Initiate channel

Initiate the channel using the following command.

```
./channels_start.sh dcs2 *** LS Training with observation path only on DCS2:
OR
./channels_start.sh dcs2 dcs5 *** HS Training with observation path DCS5: HS-
ADC ***
```

Check antenna mapping

Ant Mapping TX:

ant_id	dcsid	dcs	status
0	2	LSDCS1-0	RUNNING

Ant Mapping RX:

ant_id	dcsid	dcs	status
0	2	LSDCS1-0	RUNNING

Initiate RF driver DPD LOOP mode

Run the following command to initiate RF driver DPD LOOP mode.

```
./<path>/diora_ls_dpd_3qb2_trx1.sh ** Refer to Appendix A: Diora 3QB2 RF DPDLOOP sequence example for LS DPD training
```

Apply QEC coefficient

Apply QEC TX and RX coefficients generated by QEC calibration.

```
./update_qec_coeff_tx.sh 0 qec_coeff_tx_<ant_id>.bin; *** Tx ***
./update_qec_coeff_rx.sh 0 qec_coeff_rx_<ant_id>.bin; *** Rx ***
```

Capture PA out data from VSA and record as .binx

Save the captured recording as .binx file as follows.

Save >> Recording >> Save As >> All Supported Files >> .binx >> Save >> Recording_0000.binx

```
dd if=Recording_0000.binx of=Recording_0000.bin bs=512 count=1024
```

DPD training

using the following commands to generate DPD coefficients and apply the coefficients to DPD.

```
./dpd_training_open_loop.sh <ant_id> Recording_0000.bin <sample rate>
./dpd_training_open_loop.sh 0 Recording_0000.bin 245760
```

8 Closed-loop DPD training from time-domain waveform source**Enable FR1 FR2 Test Tool**

To enable FR1_FR2_Test_Tool, run the following command.

```
./boot_vspa.sh hsdiv2
ADvspa_images_LS.2T2R.T4x_100M_30K_491_245_HS.2R_400M_120K_1966_1966_TDDFDD
```

Initiate channel

Initiate the channel using the following command.

```
./channels_start.sh dcs2 *** LS Training with observation path only on DCS2:
OR
./channels_start.sh dcs2 dcs5 *** HS Training with observation path DCS5: HS-
ADC ***
```

Check antenna mapping

Check antenna mapping for TX and RX as follows.

```
Ant Mapping TX:
ant_id dcsid      dcs      status
0      2          LSDCS1-0  RUNNING

Ant Mapping RX:
ant_id dcsid      dcs      status
0      2          LSDCS1-0  RUNNING
```

Initiate RF driver DPD LOOP mode

To initiate RF driver DPD LOOP mode, run the following command.

```
./<path>/diora_ls_dpd_3qb2_trx1.sh ** Refer to Appendix A:
Diora 3QB2 RF DPDLLOOP sequence example for LS DPD training
```

Apply QEC coefficient

Apply QEC TX and RX coefficients generated by QEC calibration.

```
./update_gec_coeff_tx.sh <tx_ant_id> gec/gec_coeff_tx_ant<tx_ant_id>.bin; *** Tx ***
./update_gec_coeff_rx.sh <rx_ant_id> gec/gec_coeff_rx_ant<rx_ant_id>.bin; *** Rx ***
```

Adjust output signal power

Run the following command to adjust output signal power (if needed).

```
./scale_percent.sh <tx_ant_id> 140
```

Customize DPD model

You can choose one of the preset DPD models in config.dat. The following example shows how to use the customized DPD model R&D1 for DPD training. Note that only p can be changed in the r/p/q mapping.

```

use_custom_dpd_model=1 #valid only for T4x image

#This model is used by Advspa_images_LS.2T2R.T4x_100M_30K_491_245_HS.2R_400M_120K_983_983_TDDFDD
dpd_model_para_custom={
#r q (max)      example: 73    522    R&D1  R&D2  R&D2M
0 0 6 #max 6      6      4      6      5      5
1 0 3 #max 5      -      4      3      2      2
2 0 - #max 3      -      -      -      -      -
3 0 - #max 3      -      -      -      -      -
4 0 - #max 3      -      -      -      -      -
5 0 - #max 3      -      -      -      -      -
0 1 5 #max 5      -      4      5      4      4
1 1 5 #max 6      6      4      5      3      4
2 1 - #max 5      -      -      -      -      -
3 1 - #max 5      -      -      -      -      -
4 1 - #max 5      -      -      -      -      -
5 1 - #max 5      -      -      -      -      -
0 2 - #max 5      -      -      -      3      4
2 2 - #max 6      6      -      -      3      3
0 3 - #max 5      -      -      -      -      -
3 3 - #max 5      -      -      -      -      -
0 4 - #max 5      -      -      -      -      -
4 4 - #max 5      -      -      -      -      -
0 5 - #max 5      -      -      -      -      -
5 5 - #max 5      -      -      -      -      -
}

```

Figure 9. DPD model configuration

Run DPD training

LS training

```
./dpd_training_close_loop.sh <TX_ant_id> <RX_ant_id> <iteration>
```

Examples:

```
./dpd_training_close_loop.sh 0 0 1 # 1 iteration
```

```
./dpd_training_close_loop.sh 0 0 3 # 3 iterations in a row
```

HS training

```
./dpd_training_close_loop.sh <TX_ant_id> <RX_ant_id> <iteration>
```

Examples:

```
./dpd_training_close_loop.sh 0 4 1 # 1 iteration
```

```
./dpd_training_close_loop.sh 0 4 3 # 3 iterations in a row
```

Check the training results and record the log.

```

root@fr1_fr2_test_tool# ./dpd_training_close_loop.sh 0 0 1
Ant 0 is set active.
DPD model: [ 0 0 6 ] [ 1 0 3 ] [ - - - ] [ - - - ] [ - - - ] [ - - - ] [ 0 1 5 ] [ 1 1 5 ] [ -
- ] [ - - - ] [ - - - ] [ - - - ] [ - - - ] [ - - - ] [ - - - ] [ - - - ] [ -
- ] [ - - - ]

```

```

Dumping DPD output to file tx_timedomain_69632_DPDoutput_491520ksps_dump_ant0.bin
Using memory from 0xa06d5e8000 size 98304 as intermediate buffer for dumping...
Dumping feedback to file rx_timedomain_35840_245760ksps_dump_ant0.bin
Using memory from 0xa06d5f0000 size 65536 as intermediate buffer for
dumping...

*****DPD CLOSE LOOP TRAINING RUN COUNTER = 1
*****
Ant 0 is set idle before training.
./dpd_training/dpdt ./dpd_training/dpd_spec.cfg 16384
tx_timedomain_69632_DPDoutput_491520ksps_dump_ant0.bin
rx_timedomain_35840_245760ksps_dump_ant0.bin 1 0.00001
dpdt 1.7 (Aug 14 2023)
Copyright 2023 NXP
DPD model (GMP polyphase) structure (initialized from
file ./dpd_training/dpd_spec.cfg):
  Number of internal phases (R): 1
  GMP description: signal lag (r), envelope lag (q), poly order (p):

  #:  0  1  2  3
  -----
  r:  0  1  0  1
  q:  0  0  1  1
  p:  6  3  5  5

SRX measurements:
avg power = 0.024804 = -16.0548 dBFS
peak power = 0.230119 = -6.38047 dBFS
PAPR = 9.6743 dB
Sync:.....
      54.6641 samples offset between ref and srx
      Level alignment gain: 1.50896
Diagonal loading: 1e-05
Training NMSE: -27.4315 dB
Training complete, coefficients written to dpd_coeff_vspa.flp
Ant 0 is set active after training.
TX signal shut down before applying DPD coeff.
Converting DPD coeff struct to MDPD required struct.
Updating DPD coeff from file on antenna 0 from address 0x23616c1000 to vspa
Current DPD model 19: [ 0 0 6 ][ 1 0 3 ][ - - - ][ - - - ][ - - - ][ - - - ][ 0 1 5 ][ 1
1 5 ][ - - - ][ - - - ][ - - - ][ - - - ][ - - - ][ - - - ][ - - - ][ - - - ]
[ - - - ][ - - - ][ - - - ]
Dumping DPD output to file
tx_timedomain_69632_DPDoutput_491520ksps_dump_ant0.bin
Using memory from 0xa06d5e8000 size 98304 as intermediate buffer for dumping...
TX signal resumed.
Dumping feedback to file rx_timedomain_35840_245760ksps_dump_ant0.bin
Using memory from 0xa06d5f0000 size 65536 as intermediate buffer for
dumping...

DPD Training done.

```

DPD model searching

FR1_FR2_Test_Tool provides an approach to search a DPD model depending on different board designs or PA types. The results are recorded including DPD model r/q/p mapping, ACLR numbers, and estimated core load, which helps to deal with the trade-off on different system design. The chosen DPD model can be applied manually in config.dat for further adjustment.

```
./dpd_training_close_loop.sh <TX_ant_id> <RX_ant_id> <iteration> srch
```

Example:

```
./dpd_training_close_loop.sh 0 0 1 srch # 1 iteration
```

The searching process takes some time, ranging from several minutes to even half an hour. The duration of the process depends on the number of polynomials and the desired iterations.

Figure 10. DPD auto search result

```
aclr=-38.07 acrlrmpy100=-3807
Previous DPD model: [ 0 0 3 ][ 1 0 4 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 5 ][ 1 2 5 ][ 2 2 6 ]

END of DPD model searching ROUND 1, total searched num of models 49. Result saved in file ./dpd_training/dpd_model_search_report2023
09130722
Best DPD model ROUND 1: [ 0 0 3 ][ 1 0 4 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 5 ][ - - - ][ 2 2 6 ] ACLR=-38.42 Est_core_load
50%
Please choose next step:
1 Continue next ROUND of searching,
0 Stop searching and apply the best model and check ACLR on equipment.
You choice: █
```

At the end of the searching process, you can choose to:

Press 1 to continue another searching.

Or

Press 0 to stop and train with the best model.

The searching process continues round 2 after 20 s if there is no input for the next step choice.

The printed ACLR number in the report is derived from the ADC dump .bin file. It could be lower than the VSA reported numbers due to the impact of RX gain/attenuation/filter. You can find the report in the dpd_training/ folder.

```
dpd_model_searched_idx_122=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ - - - ][ - - - ][ 2 2 4 ] ACLR_122=-37.62 Est_core_load 41%
dpd_model_searched_idx_123=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 1 ][ - - - ][ 2 2 4 ] ACLR_123=-38.48 Est_core_load 44%
dpd_model_searched_idx_124=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 5 ] ACLR_124=-39.16 Est_core_load 46%
dpd_model_searched_idx_125=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 6 ] ACLR_125=-38.92 Est_core_load 47%
dpd_model_searched_idx_126=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ - - - ] ACLR_126=-37.9 Est_core_load 39%
dpd_model_searched_idx_127=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 1 ] ACLR_127=-38.88 Est_core_load 41%
dpd_model_searched_idx_128=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 2 ] ACLR_128=-38.99 Est_core_load 42%
dpd_model_searched_idx_129=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 3 ] ACLR_129=-38.9 Est_core_load 44%
dpd_model_searched_idx_130=[ 0 0 3 ][ 1 0 5 ][ 2 0 1 ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_130=-38.87 Est_core_load 47%
dpd_model_searched_idx_131=[ 0 0 3 ][ 1 0 5 ][ 2 0 2 ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_131=-38.8 Est_core_load 49%
dpd_model_searched_idx_132=[ 0 0 3 ][ 1 0 5 ][ 2 0 3 ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_132=-38.94 Est_core_load 50%
dpd_model_searched_idx_133=[ 0 0 3 ][ 1 0 5 ][ 2 0 4 ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_133=-39.01 Est_core_load 51%
dpd_model_searched_idx_134=[ 0 0 3 ][ 1 0 5 ][ 2 0 5 ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_134=-38.62 Est_core_load 52%
dpd_model_searched_idx_135=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ 2 1 1 ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_135=-39.0 Est_core_load 47%
dpd_model_searched_idx_136=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ 2 1 2 ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_136=-38.9 Est_core_load 49%
dpd_model_searched_idx_137=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ 2 1 3 ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_137=-38.93 Est_core_load 50%
dpd_model_searched_idx_138=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ 2 1 4 ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_138=-38.9 Est_core_load 51%
dpd_model_searched_idx_139=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ 2 1 5 ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR_139=-39.06 Est_core_load 52%
dpd_model_searched_idx_140=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ 1 2 1 ][ 2 2 4 ] ACLR_140=-38.88 Est_core_load 47%
dpd_model_searched_idx_141=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ 1 2 2 ][ 2 2 4 ] ACLR_141=-38.96 Est_core_load 49%
dpd_model_searched_idx_142=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ 1 2 3 ][ 2 2 4 ] ACLR_142=-38.99 Est_core_load 50%
dpd_model_searched_idx_143=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ 1 2 4 ][ 2 2 4 ] ACLR_143=-38.98 Est_core_load 51%
dpd_model_searched_idx_144=[ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ 1 2 5 ][ 2 2 4 ] ACLR_144=-38.73 Est_core_load 52%
Best DPD model ROUND 1: [ 0 0 3 ][ 1 0 5 ][ - - - ][ 0 1 2 ][ 1 1 2 ][ - - - ][ 0 2 2 ][ - - - ][ 2 2 4 ] ACLR=-39.25 Est_core_load 45%
root@fr1_fr2_test_tool# ~
```

Figure 11. DPD result log

PAPR measurement

The PAPR of TM1.1_100MHz_30kHz_FDD_timedomain_491520ksps.bin is 9.68 dB. Since the nonlinearity of PA causes gain compression in higher input power, the measured PAPR of SRx could be compressed.

You can monitor the CCDF curve on VSA and compare the PAPR between TX waveform and SRx waveform to make sure the linearity over the DPD training process.

```
python utils/calc_papr.py -i tx_timedomain_20ms_491520ksps_dump_ant0.bin

Input file is " tx_timedomain_20ms_491520ksps_dump_ant0.bin
papr before CFR: 8.93
papr before CFR: 9.51 db
```

Note:

- Proper RX gain setting on RF is needed for correct PAPR observation.
- ADC clipping could cause the observed PAPR to be lower than the actual value.

9 Closed-loop DPD training from frequency-domain waveform source

Note:

- Customize DPD model is not supported in frequency domain mode.
- DPD model searching is not supported in frequency domain mode.

Enable FR1 FR2 Test Tool

To enable FR1_FR2_Test_Tool, run the following command.

```
*** LS Training with observation path on LS-ADC ***
./boot_vspa.sh ADvspa_images_LS.4T4R_100M_30K_491_245_TDDFDD/

OR

*** HS Training with observation path on HS-ADC ***
./boot_vspa.sh hsdiv2
ADvspa_images_LS.2T2R_100M_30K_491_245_HS.2R_400M_120K_1966_1966_TDDFDD/
```

Initiate channel

Initiate channel using the following command.

```
** ./channels_start.sh <dcsid> **
./channels_start.sh *** LS Training with observation path on LS-ADC ***

OR

./channels_start.sh dcs2 *** LS Training with observation path only on DCS2:
LS-ADC ***

OR

./channels_start.sh dcs2 dcs4 *** HS Training with observation path on DCS4:
HS-ADC ***
```

Check Antenna mapping

Check antenna mapping for TX and RX as follows.

```
Ant Mapping TX:
ant_id dcsid      dcs      status
0       0          LSDCS0-0  RUNNING
1       1          LSDCS0-1  RUNNING
2       2          LSDCS1-0  RUNNING
3       3          LSDCS1-1  RUNNING
```

```
Ant Mapping RX:
ant_id dcsid      dcs      status
0       0          LSDCS0-0  RUNNING
1       1          LSDCS0-1  RUNNING
2       2          LSDCS1-0  RUNNING
3       3          LSDCS1-1  RUNNING
```

Initiate RF driver DPD LOOP mode

To initiate RF driver DPD LOOP mode, run the following command.

```
./<path>/diora_ls_dpd_3qb2_trx1.sh ** Refer to Appendix A:  
Diora 3QB2 RF DPDLLOOP sequence example for LS DPD training
```

Apply QEC coefficient

Apply the QEC TX and RX coefficients generated by the QEC calibration.

```
./update_qec_coeff_tx.sh <tx_ant_id> qec/qec_coeff_tx_ant<tx_ant_id>.bin; *** Tx ***
./update_qec_coeff_rx.sh <rx_ant_id> qec/qec_coeff_rx_ant<rx_ant_id>.bin; *** Rx ***
```

Run DPD training

LS training

```
./dpd_training_close_loop.sh <TX_ant_id> <RX_ant_id> <iteration>
```

Examples:

```
./dpd_training_close_loop.sh 0 0 1 # 1 iteration
```

```
./dpd_training_close_loop.sh 0 0 3 # 3 iterations in a row
```

HS training

```
./dpd_training_close_loop.sh <TX_ant_id> <RX_ant_id> <iteration>
```

Examples:

```
./dpd_training_close_loop.sh 0 4 1 # 1 iteration
```

```
./dpd_training_close_loop.sh 0 4 3 # 3 iterations in a row
```

10 Acronyms

Table 1 lists the acronyms used in this document.

Table 1. Acronyms

Term	Definition
5G	Fifth-generation mobile communications
ADC	Analog-to-digital converter
BSP	Board support package
DAC	Digital-to-analog converter
DCS	Data conversion subsystem
DPD	Digital predistortion
eCPRI	Enhanced common public radio interface
GPS	Global positioning dystem
HS DCS	High-speed data conversion system
IMRR	Image rejection ratio
LO	FR1 center frequency
LS DCS	Low-speed data conversion system
NIC	Network interface controller
OFDM	Orthogonal frequency-division multiplexing
PA	Power amplifier
PCIe	Peripheral component interconnect express
QEC	Quadrature error correction
RF	Radio frequency
RX	Receiver
TDD	Time division duplex
TX	Transmitter
VSA	Vector signal analysis
VSG	Vector signal generation
VSPA	Vector Signal processing accelerator

11 Related documentation

Table 2 lists and explains the additional documents and resources that you can refer to for more information on LA12xxRDB and LA12xx-SDK. Some of the documents listed below may be available only under a nondisclosure agreement (NDA). To request access to these documents, contact your local NXP field applications engineer (FAE) or sales representative.

Table 2. Related documentation

UG10096 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved.

Document	Description	Link / how to access
LA1224 Reference Design Board Getting Started Guide	Explains the LA1224RDB board settings and physical connections that are required to boot the board.	Contact NXP FAE / sales representative
LA1224 Reference Design Board Reference Manual	Provides a detailed description of the LA1224RDB board	Contact NXP FAE / sales representative
LA1224 Reference Design Board (LA1224-RDB-B) Reference Manual	Provides a detailed description of the LA1224-RDB-B board	Contact NXP FAE / sales representative
LA1224 Reference Design Board (LA1224-RDB-B) Getting Started Guide	Explains the LA1224-RDB-B board settings and physical connections that are required to boot the board.	Contact NXP FAE / sales representative
LA12xx Software Development Kit (LA12xx-SDK) User Guide	This document explains how to use the Layerscape Access LA12xx BSP for LA12xxRDB. It provides the description of U-Boot, Linux, DPAA2 Ethernet interfaces, and FreeRTOS support on the LA12xxRDB and RF Subsystem.	Contact NXP FAE / sales representative

12 Appendix A: Diora 3QB2 RF DPDLOOP sequence example for LS DPD training

- diora_ls_dpd_3qb2_trx1.sh
- CF: 3.5 GHz
- TRX1 only

```
#!/bin/bash
echo 3 >/proc/sys/kernel/printk
function dio () {
gul_refapp -c "$@" >/dev/null 2>&1
echo run: $@
sleep 0.5
}
dio "diora-close"
dio 'diora-open 0 0';
dio 'diora-version';
dio 'diora-setls 1';
dio 'diora-resetn 0';
dio 'diora-txrxsw 1';
dio 'diora-resetn 1';
dio 'diora-setpa 3 0';
dio 'diora-setdpd 3 0';
dio 'diora-setlna 3 0';
dio 'diora-txrxsw 1';
```

```

dio 'diora-txrxsw2 1';
echo Diora load
dio 'diora-load';
dio "diora-getsystatus"
dio 'diora-calresistor 8';
dio 'diora-calregulator';
dio 'diora-setrxbw 11';
dio 'diora-settxbw 3';
dio 'diora-settxpll 1 7000000';
dio 'diora-setpath 5 2 0 1 11 3';
dio 'diora-setgain 4 1 0 1 19';
dio 'diora-setgain 1 1 0 1 7';
dio 'diora-setactive 1 1';
dio 'diora-txrxsw 0';
dio 'diora-txrxsw2 0';
dio 'diora-setpa 1 1';
dio 'diora-setlna 1 0';
dio 'diora-setdpd 1 1';
dio "diora-getsystatus"

```

Note: For command details, contact the RF vendor.

13 Appendix A: Diora 3QB2 RF RFLOOP sequence example for LS QEC training

- diora_rfloop_3qb2_trx1.sh
- TX LO: 3.5 GHz
- RX LO: 3.455 GHz
- TRX1 only

```

#!/bin/bash
echo 3 >/proc/sys/kernel/printk
function dio () {
  gul_refapp -c "$@" >/dev/null 2>&1
  echo run: $@
  sleep 0.5
}
dio "diora-close"
dio "diora-open 0 0"
dio "diora-version"
dio "diora-setls 1"
dio "diora-resetn 0"
dio "diora-txrxsw 1"
dio "diora-resetn 1"
dio "diora-setpa 3 0"
dio "diora-setdpd 3 0"
dio "diora-setlna 3 0"

```

```
dio "diora-txrxsw 1"  
dio "diora-txrxsw2 1"  
echo Diora load  
dio "diora-load"  
dio "diora-getsysstatus"  
dio "diora-calresistor 8"  
dio "diora-calregulator"  
dio "diora-setgain 4 1 0 1 16"  
dio "diora-setgain 1 1 0 1 7"  
dio "diora-settxpll 1 7000000"  
dio "diora-setrxbw 11"  
dio "diora-settxbw 3"  
dio "diora-setpath 5 2 0 0 11 3"  
dio "diora-setcalpll 1 6910000"  
dio "diora-setrfloop 1 2 1"  
dio "diora-setdpd 3 0"  
dio "diora-setlna 1 0"  
dio "diora-setpa 1 1"  
dio "diora-txrxsw 0"  
dio "diora-txrxsw2 0"  
dio "diora-getsysstatus"
```

Note: For command details, contact the RF vendor.

14 Appendix B: Diora 3QB2 n78 band LS DPD training result




Figure 14. ACP view of n78 after DPD training




Figure 15. EVM of n78 after DPD training

15 Appendix C: Diora 3QC n79 band LS DPD training result

DPD model

[0 0 5][1 0 5][2 0 3][---][---][5 0 1][0 1 4][1 1 5][---][---][---][---][0 2 5][2 2 0][0 3 1][---][---][---][---][---][5 5 0]




Figure 16. ACP view of n79 after DPD training




Figure 17. EVM of n79 after DPD training

16 Appendix D: RX overall performance after all calibration

- EVM rms: 1.29 %
- EVM peak: 12.62 %
- Gain imbalance: -0.03 dB
- Quad error: -0.19 degree




Figure 18. RX error summary



Figure 19. RX EVM

17 Revision history

Table 3 summarizes revisions to this document.

Table 3. Revision history

Document ID	Release date	Description
UG10096 rev.A	15 November 2023	Initial NDA release
UG10096 rev.B	31 March 2025	Merger QEC DPD Open/Close loop training into single document

18 Note about the source code in the document

Example code shown in this document has the following copyright and BSD-3-Clause license:

Copyright 2023 NXP Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or

FR1_FR2_Test_Tool DPD and Open-loop QEC User Guide

safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Amazon Web Services, AWS, the Powered by AWS logo, and FreeRTOS — are trademarks of Amazon.com, Inc. or its affiliates.

Layerscape — is a trademark of NXP B.V.

Contents

1	Introduction	2
2	Environment setup.....	3
3	VSPA image prerequisites.....	4
4	Open-loop QEC calibration.....	5
5	Close-loop QEC calibration.....	11
6	RX IQ correction	19
7	Open-loop DPD training.....	26
8	Closed-loop DPD training from time-domain waveform source.....	27
9	Closed-loop DPD training from frequency- domain waveform source	32
10	Acronyms	34
11	Related documentation.....	34
12	Appendix A: Diora 3QB2 RF DPDLOOP sequence example for LS DPD training.....	35
13	Appendix A: Diora 3QB2 RF RFLOOP sequence example for LS QEC training.....	36
14	Appendix B: Diora 3QB2 n78 band LS DPD training result.....	37
15	Appendix C: Diora 3QC n79 band LS DPD training result.....	39
16	Appendix D: RX overall performance after all calibration	41
17	Revision history	42
18	Note about the source code in the document.	42
	Legal information	42
	Definitions	42
	Disclaimers	42
	Trademarks.....	43

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2023 NXP B.V.

All rights reserved.

For more information, please visit: <https://www.nxp.com>

Date of release: 30 November 2023
Document identifier: FR1FR2TTUG