

U_PERIPHERAL_PORT_IO
PERIPHERAL_PORT_IO.SchDoc

U_RAM
RAM.SchDoc

U_LOGIC_FPGA
LOGIC_FPGA.SchDoc

U_POWER_SUPPLY
POWER_SUPPLY.SchDoc

U_FPGA_POWER_AND_CONFIGURATION
FPGA_POWER_AND_CONFIGURATION.SchDoc


U_DIGITAL_IO
DIGITAL_IO.SchDoc

LOGi-Bone Top Level

REVISION:	R1.0	Sheet	1 of 7
Date:	9/28/2014	Engineer:	MJones



**Optionally power can be supplied through
FPGA VIN header J1.**



LOGI-LOGO-600
LOGO3
VALENTFX-LOGO-750
Logo5
LOGI-LOGO-750
LOGO4

Title	Power Supply		
Revision:	R1.0	Sheet	2 of 7
Date:	9/28/2014	Engineer:	MJones



