

# **CPU Architecture**

**Digital System Design with VHDL**  
**(Simple RISC Multi-Cycle CPU design)**

## 1. Aim of the Task:

- System design using concurrent and sequential logic principles using advanced Simulation methods.
- Controller design based on methodology of Control and Datapath separation.
- Performing and understanding functional validation and verification of an architecture design.
- Proper analysis and understanding of architecture design.

## 2. Assignment definition:

In this task, you are required to design a controller-based processing machine as a Multi-cycle CPU to run a given program code. The preparation material for this lab has been learned in the prerequisites course “Central Processing Unit Architecture - theory” until lecture five and includes in addition to the self-learning material given on a subjects of FSM methodology design and advanced functional verification.

## 3. Controller-based system:




Figure 1: Overall DUT structure



# Control Unit

**Signals Legend:** Control, Status, Data to/from Test bench




Figure 3: SRMC-I Control unit module




Figure 4: SRMC-I Instruction Formats subdivided into three types

ADDRESS MODE	SYNTAX	INSTRUCTION FORMAT	EXAMPLE	OPERATION
Register	add ra,rb,rc	R-Type	add r4,r2,r1	$R[4] \leftarrow R[2] + R[1]$
Immediate	mov ra,imm	I-Type	mov r5,0x30 mov r5,Var	$R[5] \leftarrow 0x30$ $R[5] \leftarrow \text{Var}$
Direct	ld ra,imm(r0)		ld r4,0x20(r0) ld r4, Var(r0)	$R[4] \leftarrow M[0x20]$ $R[4] \leftarrow M[\text{Var}]$
Indirect	ld ra,0(rb)		ld r4,0(r3)	$R[4] \leftarrow M[R[3]]$
Indexed	ld ra,imm(rb)		ld r4,0x20(r3) ld r4, Var(r3)	$R[4] \leftarrow M[0x20 + R[3]]$ $R[4] \leftarrow M[\text{Var} + R[3]]$

**Table 1: SRMC-I Addressing Mode**

Instruction Format	Decimal value	OPC	Instruction	Explanation	N	Z	C
R-Type	0	0000	add ra,rb,rc nop	$R[\text{ra}] \leftarrow R[\text{rb}] + R[\text{rc}]$ $R[0] \leftarrow R[0] + R[0]$ ( <i>emulated instruction</i> )	*	*	*
	1	0001	sub ra,rb,rc	$R[\text{ra}] \leftarrow R[\text{rb}] - R[\text{rc}]$	*	*	*
	2	0010	and ra,rb,rc	$R[\text{ra}] \leftarrow R[\text{rb}] \text{ and } R[\text{rc}]$	*	*	-
	3	0011	or ra,rb,rc	$R[\text{ra}] \leftarrow R[\text{rb}] \text{ or } R[\text{rc}]$	*	*	-
	4	0100	xor ra,rb,rc	$R[\text{ra}] \leftarrow R[\text{rb}] \text{ xor } R[\text{rc}]$	*	*	-
	5	0101	<i>unused</i>				
	6	0110	<i>unused</i>				
J-Type	7	0111	jmp offset_addr	$\text{PC} \leftarrow \text{PC} + 1 + \text{offset\_addr}$	-	-	-
	8	1000	jc /jhs offset_addr	If(Cflag==1) $\text{PC} \leftarrow \text{PC} + 1 + \text{offset\_addr}$	-	-	-
	9	1001	jnc /jlo offset_addr	If(Cflag==0) $\text{PC} \leftarrow \text{PC} + 1 + \text{offset\_addr}$	-	-	-
	10	1010	<i>unused</i>				
	11	1011	<i>unused</i>				
I-Type	12	1100	mov ra,imm	$R[\text{ra}] \leftarrow \text{imm}$	-	-	-
	13	1101	ld ra,imm(rb)	$R[\text{ra}] \leftarrow M[\text{imm} + R[\text{rb}]]$	-	-	-
	14	1110	st ra,imm(rb)	$M[\text{imm} + R[\text{rb}]] \leftarrow R[\text{ra}]$	-	-	-
Special	15	1111	done	Signals the TB to read the DTCM content	-	-	-

Note: \* The status flag bit is affected , - The status flag bit is not affected

**Table 2: SRMC-I instruction set, recall that R[0] is a zero value (hard-wired).**