


1. I spent 6.5h.

2. Diagram



```

1  module riscvmulti(input logic clk, reset,
2      output Logic [31:0] WriteData, DataAdr,
3      output Logic MemWrite);
4
5      Logic Adsrcrc;
6      Logic[31:0] ReadData;
7
8      riscvmulti rvmulti(clk, reset, MemWrite, WriteData, Adsrcrc, DataAdr, ReadData);
9      dmem mem(clk, MemWrite, Adsrcrc, DataAdr, WriteData, ReadData);
10
11
12 endmodule
13
14 module riscvmulti(input logic clk, reset,
15     output Logic MemWrite,
16     output Logic [31:0] WriteData,
17     output Logic Adsrcrc,
18     output Logic [31:0] Adr,
19     input Logic [31:0] ReadData);
20
21 Logic irwrite, pcwrite, regwrite, Zero;
22 Logic [3:0] Resultsrc, ImmSrc, alusrcA, alusrcB;
23 Logic [2:0] ALUControl;
24 Logic [31:0] Instr;
25
26
27 datapath dp(clk, reset, pcwrite, Adsrcrc, irwrite, Resultsrc, ALUControl, alusrcA, alusrcB, ImmSrc, regwrite, ReadData, Zero, Adr, WriteData, Instr);
28 controller ctrl(clk, reset, Instr[6:0], Instr[14:12], Instr[30], Zero, ImmSrc, alusrcA, alusrcB, Resultsrc, Adsrcrc, ALUControl, irwrite, pcwrite, regwrite, MemWrite);
29
30 endmodule
31
32 module datapath(input logic clk,
33     input logic reset,
34     input logic pcwrite,
35     input logic adsrcrc,
36     input logic irwrite,
37     input Logic [1:0] resultsrc,

```

```

31
32 module datapath(input logic clk,
33     input logic reset,
34     input logic pcwrite,
35     input logic adsrcrc,
36     input logic irwrite,
37     input Logic [1:0] resultsrc,
38     input Logic [2:0] ALUControl,
39     input Logic [1:0] alusrcA,
40     input Logic [1:0] alusrcB,
41     input Logic [1:0] immSrc,
42     input Logic regwrite,
43     input Logic [31:0] ReadData,
44     output Logic zero,
45     output Logic [31:0] Adr,
46     output Logic [31:0] WriteData,
47     output Logic [31:0] Instr
48 );
49
50 Logic [31:0] PCNext, OldPC;
51 Logic [31:0] Data;
52 Logic [31:0] ImmExt;
53 Logic [31:0] rd1;
54 Logic [31:0] rd2;
55 Logic [31:0] A;
56 Logic [31:0] SrcA, SrcB;
57 Logic [31:0] ALUOut;
58 Logic [31:0] Result;
59 Logic [31:0] ALUResult;
60 Logic [31:0] PC;
61
62 //PC+data logic
63 assign PCNext = Result;
64 pcreg PCreg(clk, reset, pcwrite, PCNext, PC);
65 mux2 PCMUX(PC, Result, adsrcrc, Adr);
66 instupdate Instreg(clk, reset, irwrite, PC, ReadData, OldPC, Instr);
67 dff readdata(clk, reset, ReadData, Data);

```

```

62 //PC+data logic
63 assign PCNext = Result;
64 pcreg PCreg(clk, reset, pcwrite, PCNext, PC);
65 mux2 PCMUX(PC, Result, adsrcrc, Adr);
66 instupdate Instreg(clk, reset, irwrite, PC, ReadData, OldPC, Instr);
67 dff readdata(clk, reset, ReadData, Data);
68
69 //RF logic
70 regfile rf(clk, regwrite, Instr[19:15], Instr[24:20], Instr[11:7], Result, rd1, rd2);
71 extend_ext(Instr[31:7], ImmSrc, ImmExt);
72 dff2 rfreg(clk, reset, rd1, rd2, A, WriteData);
73
74 //ALU logic
75 mux3 ALUMUXA(PC, OldPC, A, alusrcA, SrcA);
76 mux3 ALUMUXB(WriteData, ImmExt, 32'd4, alusrcB, SrcB);
77 alu alu(SrcA, SrcB, ALUControl, ALUResult, zero);
78
79 //result logic
80 dff aluoutreg(clk, reset, ALUResult, ALUOut);
81 mux3 resultmux(ALUOut, Data, ALUResult, resultsrc, Result);
82
83 endmodule
84
85 module regfile(input logic clk,
86     input logic we3,
87     input Logic [4:0] a1, a2, a3,
88     input Logic [31:0] wd3,
89     output Logic [31:0] rd1, rd2);
90
91 Logic [31:0] rf[31:0];
92
93 // three ported register file
94 // read two ports combinationaly (A1/RD1, A2/RD2)
95 // write third port on rising edge of clock (A3/WD3/WE3)
96 // register 0 hardwired to 0
97
98 always ff @(posedge clk)

```

```
# riscvmulti.sv
98 always_ff @(posedge clk)
99 if (we3) rf[a3] <= wd3;
100
101 assign rd1 = (a1 != 0) ? rf[a1] : 0;
102 assign rd2 = (a2 != 0) ? rf[a2] : 0;
103 endmodule
104
105 module extend(input logic [31:7] instr,
106               input logic [1:0] immsrc,
107               output logic [31:0] immext);
108
109 always_comb
110 case(immsrc)
111 // 1-type
112 2'b00: immext = {{20{instr[31]}}, instr[31:20]};
113 // 5-type (stores)
114 2'b01: immext = {{20{instr[31]}}, instr[31:25], instr[11:7]};
115 // 8-type (branches)
116 2'b10: immext = {{19{instr[31]}}, instr[7], instr[30:25], instr[11:8], 1'b0};
117 // 3-type (jal)
118 2'b11: immext = {{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0};
119 // 0-type
120 default: immext = 32'b0; // undefined
121 endcase
122 endmodule
123
124 module dmem(input logic clk, we,
125             input logic adsrc,
126             input logic [31:0] a, wd,
127             output logic [31:0] rd);
128
129 logic [31:0] RAM[63:0];
130 logic [31:0] dRAM[63:0];
131
132 initial
133 $readmemh("riscvtest.txt",RAM);
134
```

```
# riscvmulti.sv
132 initial
133 $readmemh("riscvtest.txt",RAM);
134
135 assign rd = (adsrc == 1'b0) ? RAM[a[31:2]] : dRAM[a[31:2]];
136
137 always_ff @(posedge clk)
138 if (we) dRAM[a[31:2]] <= wd;
139 endmodule
140
141 module mux2(input logic [31:0] d0, d1,
142            input logic s,
143            output logic [31:0] y);
144
145 assign y = s ? d1 : d0;
146 endmodule
147
148 module mux3(input logic [31:0] d0, d1, d2,
149            input logic [1:0] s,
150            output logic [31:0] y);
151
152 assign y = s[1] ? d2 : (s[0] ? d1 : d0);
153 endmodule
154
155 module pcenable(input logic clk,
156                input logic reset,
157                input logic en,
158                input logic [31:0] d1,
159                output logic [31:0] d2);
160
161 always_ff @(posedge clk or posedge reset)
162 begin
163 if(reset)begin
164 d2 <= 32'b0;
165 end
166 end
167 endmodule
168
```

```
# riscvmulti.sv
169 else begin
170 if(en == 1'b1)begin
171 d2 <= d1;
172 end
173
174 else begin
175 d2 <= d2;
176 end
177 end
178 end
179 endmodule
180
181 module instupdate(input logic clk,
182                  input logic reset,
183                  input logic en,
184                  input logic [31:0] d1, d2,
185                  output logic [31:0] d3, d4);
186
187 always_ff @(posedge clk or posedge reset)
188 begin
189 if(reset)begin
190 d3 <= 32'b0;
191 d4 <= 32'b0;
192 end
193
194 else begin
195 if(en == 1'b1)begin
196 d3 <= d1;
197 d4 <= d2;
198 end
199
200 else begin
201 d3 <= d3;
202 d4 <= d4;
203 end
204 end
205 end
206
```

```
# riscvmulti.v
202     d3 <= d3;
203     d4 <= d4;
204 end
205 end
206 end
207
208 endmodule
209
210 module dff(input logic clk,
211 input logic reset,
212 input logic[31:0] d1,
213 output logic[31:0] d2);
214
215 always_ff @(posedge clk)
216 begin
217     if(reset)begin
218         d2 <= 32'b0;
219     end
220
221     else begin
222         d2 <= d1;
223     end
224 end
225 end
226
227 endmodule
228
229 module dff2(input logic clk,
230 input logic reset,
231 input logic[31:0] d1, d2,
232 output logic[31:0] d3, d4);
233
234 always_ff @(posedge clk)
235 begin
236     if(reset)begin
237         d3 <= 32'b0;
238         d4 <= 32'b0;
239     end
240
241     else begin
242         d3 <= d1;
243         d4 <= d2;
244     end
245 end
246
247 end
248 endmodule
249
250 module controller(input logic clk,
251 input logic reset,
252 input logic [6:0] op,
253 input logic [2:0] funct3,
254 input logic funct7b5,
255 input logic Zero,
256 output logic [1:0] immSrc,
257 output logic [1:0] ALUSrcA, ALUSrcB,
258 output logic [1:0] ResultSrc,
259 output logic AdrSrc,
260 output logic [2:0] ALUControl,
261 output logic IRWrite, PCWrite,
262 output logic RegWrite, MemWrite);
263
264 logic[1:0] ALUOp;
265 MainFSM mfsm(clk, reset, op[6:0], Zero, PCWrite, IRWrite, RegWrite, MemWrite, ResultSrc[1:0], ALUSrcA[1:0], ALUSrcB[1:0], AdrSrc, ALUOp[1:0]);
266
267 aludec alu(op[5], ALUOp[1:0], funct3[2:0], funct7b5, ALUControl[2:0]);
268
269 instrdec ins(op[6:0], immSrc[1:0]);
270
271 endmodule
```

```
# riscvmulti.v
235 begin
236     if(reset)begin
237         d3 <= 32'b0;
238         d4 <= 32'b0;
239     end
240
241     else begin
242         d3 <= d1;
243         d4 <= d2;
244     end
245 end
246
247 end
248 endmodule
249
250 module controller(input logic clk,
251 input logic reset,
252 input logic [6:0] op,
253 input logic [2:0] funct3,
254 input logic funct7b5,
255 input logic Zero,
256 output logic [1:0] immSrc,
257 output logic [1:0] ALUSrcA, ALUSrcB,
258 output logic [1:0] ResultSrc,
259 output logic AdrSrc,
260 output logic [2:0] ALUControl,
261 output logic IRWrite, PCWrite,
262 output logic RegWrite, MemWrite);
263
264 logic[1:0] ALUOp;
265 MainFSM mfsm(clk, reset, op[6:0], Zero, PCWrite, IRWrite, RegWrite, MemWrite, ResultSrc[1:0], ALUSrcA[1:0], ALUSrcB[1:0], AdrSrc, ALUOp[1:0]);
266
267 aludec alu(op[5], ALUOp[1:0], funct3[2:0], funct7b5, ALUControl[2:0]);
268
269 instrdec ins(op[6:0], immSrc[1:0]);
270
271 endmodule
```

```
# riscvmulti.v
268 aludec alu(op[5], ALUOp[1:0], funct3[2:0], funct7b5, ALUControl[2:0]);
269
270 instrdec ins(op[6:0], immSrc[1:0]);
271
272 endmodule
273
274 module MainFSM(input logic clk,
275 input logic reset,
276 input logic[6:0] op,
277 input logic Zero,
278 output logic PCWrite, IRWrite,
279 output logic RegWrite, MemWrite,
280 output logic[1:0] ResultSrc,
281 output logic[1:0] ALUSrcA, ALUSrcB,
282 output logic AdrSrc,
283 output logic[1:0] ALUOp);
284
285 logic[10:0] state, nextState;
286 logic PCUpdate;
287 logic Branch;
288
289 parameter S0 = 11'b000000000001;
290 parameter S1 = 11'b000000000010;
291 parameter S2 = 11'b000000000100;
292 parameter S3 = 11'b000000001000;
293 parameter S4 = 11'b000000010000;
294 parameter S5 = 11'b000001000000;
295 parameter S6 = 11'b000010000000;
296 parameter S7 = 11'b000100000000;
297 parameter S8 = 11'b001000000000;
298 parameter S9 = 11'b010000000000;
299 parameter S10 = 11'b100000000000;
300
301 always_ff @(posedge clk, posedge reset)
302 if(reset) state = S0;
303 else state = nextState;
304
305 endmodule
```

```

301 riscmultisv
302
303 always ff @(posedge clk, posedge reset)
304 if (reset) state = S0;
305 else
306 state = nextstate;
307
308 assign PCWrite = (Zero & Branch) | PCUpdate;
309
310 always_comb
311 begin
312   state (state)
313   S0 : begin
314     Branch = 1'b0;
315     PCUpdate = 1'b1;
316     RegWrite = 1'b0;
317     MemWrite = 1'b0;
318     IMWrite = 1'b1;
319     ResultSrc = 2'b10;
320     ALUSrcA = 2'b0;
321     ALUSrcB = 2'b10;
322     AdrSrc = 1'b0;
323     ALUOp = 2'b00;
324     nextstate = S1;
325   end
326
327   S1 : begin
328     Branch = 1'b0;
329     PCUpdate = 1'b0;
330     RegWrite = 1'b0;
331     MemWrite = 1'b0;
332     IMWrite = 1'b0;
333     ResultSrc = 2'b0;
334     ALUSrcA = 2'b01;
335     ALUSrcB = 2'b01;
336     AdrSrc = 1'b0;
337     ALUOp = 2'b0;

```

```

338   if((op == 7'b00000011) || (op == 7'b01000011))begin
339     nextstate = S2;
340   end
341   else if(op == 7'b01100011)begin
342     nextstate = S6;
343   end
344   else if(op == 7'b00100011)begin
345     nextstate = S8;
346   end
347   else if(op == 7'b11011111)begin
348     nextstate = S9;
349   end
350   else if(op == 7'b11000011)begin
351     nextstate = S10;
352   end
353   else begin
354     nextstate = S0;
355   end
356 end
357
358 S2 : begin
359   Branch = 1'b0;
360   PCUpdate = 1'b0;
361   RegWrite = 1'b0;
362   MemWrite = 1'b0;
363   IMWrite = 1'b0;
364   ResultSrc = 2'b0;
365   ALUSrcA = 2'b10;
366   ALUSrcB = 2'b01;
367   AdrSrc = 1'b0;
368   ALUOp = 2'b0;
369   if(op == 7'b00000011)begin
370     nextstate = S3;
371   end
372   else if(op == 7'b01000011)begin
373     nextstate = S5;
374   end

```

```

374   end
375   else begin
376     nextstate = S0;
377   end
378 end
379
380 S3 : begin
381   Branch = 1'b0;
382   PCUpdate = 1'b0;
383   RegWrite = 1'b0;
384   MemWrite = 1'b0;
385   IMWrite = 1'b0;
386   ResultSrc = 2'b0;
387   ALUSrcA = 2'b0;
388   ALUSrcB = 2'b0;
389   AdrSrc = 1'b1;
390   ALUOp = 2'b0;
391   nextstate = S4;
392 end
393
394 S4 : begin
395   Branch = 1'b0;
396   PCUpdate = 1'b0;
397   RegWrite = 1'b1;
398   MemWrite = 1'b0;
399   IMWrite = 1'b0;
400   ResultSrc = 2'b01;
401   ALUSrcA = 2'b0;
402   ALUSrcB = 2'b0;
403   AdrSrc = 1'b0;
404   ALUOp = 2'b0;
405   nextstate = S0;
406 end
407
408 S5 : begin
409   Branch = 1'b0;
410   PCUpdate = 1'b0;

```

```
411 RegWrite = 1'b0;
412 MemWrite = 1'b1;
413 IMWrite = 1'b0;
414 ResultsSrc = 2'b00;
415 ALUSrcA = 2'b0;
416 ALUSrcB = 2'b0;
417 AdrSrc = 1'b1;
418 ALUOp = 2'b0;
419 nextstate = S0;
420 end
421
422 S6 : begin
423 Branch = 1'b0;
424 PCUpdate = 1'b0;
425 RegWrite = 1'b0;
426 MemWrite = 1'b0;
427 IMWrite = 1'b0;
428 ResultsSrc = 2'b00;
429 ALUSrcA = 2'b0;
430 ALUSrcB = 2'b0;
431 AdrSrc = 1'b0;
432 ALUOp = 2'b0;
433 nextstate = S7;
434 end
435
436 S7 : begin
437 Branch = 1'b0;
438 PCUpdate = 1'b0;
439 RegWrite = 1'b1;
440 MemWrite = 1'b0;
441 IMWrite = 1'b0;
442 ResultsSrc = 2'b00;
443 ALUSrcA = 2'b0;
444 ALUSrcB = 2'b0;
445 AdrSrc = 1'b0;
446 ALUOp = 2'b0;
447 nextstate = S0;
```

```
447 nextstate = S0;
448 end
449
450 S8 : begin
451 Branch = 1'b0;
452 PCUpdate = 1'b0;
453 RegWrite = 1'b0;
454 MemWrite = 1'b0;
455 IMWrite = 1'b0;
456 ResultsSrc = 2'b00;
457 ALUSrcA = 2'b0;
458 ALUSrcB = 2'b0;
459 AdrSrc = 1'b0;
460 ALUOp = 2'b0;
461 nextstate = S7;
462 end
463
464 S9 : begin
465 Branch = 1'b0;
466 PCUpdate = 1'b1;
467 RegWrite = 1'b0;
468 MemWrite = 1'b0;
469 IMWrite = 1'b0;
470 ResultsSrc = 2'b00;
471 ALUSrcA = 2'b0;
472 ALUSrcB = 2'b0;
473 AdrSrc = 1'b0;
474 ALUOp = 2'b0;
475 nextstate = S7;
476 end
477
478 S10 : begin
479 Branch = 1'b1;
480 PCUpdate = 1'b0;
481 RegWrite = 1'b0;
482 MemWrite = 1'b0;
483 IMWrite = 1'b0;
```

```

# riscmultisv
484     ResultSrc = 2'b00;
485     ALUSrcA = 2'b10;
486     ALUSrcB = 2'b0;
487     AdrSrc = 1'b0;
488     ALUop = 2'b01;
489     nextState = S0;
490
491 end
492 default: begin
493     nextState = S0;
494 end
495 endcase
496 end
497 endmodule
498
499 module aludc(input Logic opb5,
500             input Logic[1:0] ALUop,
501             input Logic[2:0] funct3,
502             input Logic      funct7b5,
503             output Logic[2:0] ALUControl);
504     Logic Rtypesub;
505     assign Rtypesub = funct7b5 & opb5; // TRUE for R-type subtract instruction
506     always_comb
507     case(ALUop)
508         2'b00: ALUControl = 3'b000; // addition
509         2'b01: ALUControl = 3'b001; // subtraction
510         default: case(funct3) // R-type or I-type ALU
511             3'b000: if (Rtypesub)
512                 ALUControl = 3'b001; // sub
513             else
514                 ALUControl = 3'b000; // add, addi
515             3'b010: ALUControl = 3'b101; // slt, slti
516             3'b100: ALUControl = 3'b011; // or, ori
517             3'b111: ALUControl = 3'b010; // and, andi
518             default: ALUControl = 3'b000; // ???
519         endcase
520     endcase
521 endmodule

```

```

# riscmultisv
517     3'b111: ALUControl = 3'b010; // and, andi
518     default: ALUControl = 3'b000; // ???
519 endcase
520 endmodule
521
522 module instrdec(input Logic [6:0] op,
523                output Logic [1:0] ImmSrc);
524     always_comb
525     case(op)
526         7'b0110011: ImmSrc = 2'b0x; // R-type
527         7'b0010011: ImmSrc = 2'b00; // I-type ALU
528         7'b0000011: ImmSrc = 2'b00; // lw
529         7'b0100011: ImmSrc = 2'b01; // sw
530         7'b1100011: ImmSrc = 2'b10; // beq
531         7'b1110111: ImmSrc = 2'b11; // jal
532         default: ImmSrc = 2'b0x; // ???
533     endcase
534 endmodule
535
536 module alu(input Logic [31:0] a, b,
537            input Logic [2:0] alucontrol,
538            output Logic [31:0] result,
539            output Logic        zero);
540
541     Logic [31:0] condirnb, sum;
542     Logic        v; // overflow
543     Logic        isAddSub; // true when is add or subtract operation
544
545     assign condirnb = alucontrol[0] ? ~b : b;
546     assign sum = a + condirnb + alucontrol[0];
547     assign isAddSub = ~alucontrol[2] & alucontrol[1] |
548                     ~alucontrol[1] & alucontrol[0];
549 endmodule

```

```

# riscmultisv
540 module alu(input Logic [31:0] a, b,
541            input Logic [2:0] alucontrol,
542            output Logic [31:0] result,
543            output Logic        zero);
544
545     Logic [31:0] condirnb, sum;
546     Logic        v; // overflow
547     Logic        isAddSub; // true when is add or subtract operation
548
549     assign condirnb = alucontrol[0] ? ~b : b;
550     assign sum = a + condirnb + alucontrol[0];
551     assign isAddSub = ~alucontrol[2] & alucontrol[1] |
552                     ~alucontrol[1] & alucontrol[0];
553
554     always_comb
555     case(alucontrol)
556         3'b000: result = sum; // add
557         3'b001: result = sum; // subtract
558         3'b010: result = a & b; // and
559         3'b011: result = a | b; // or
560         3'b100: result = a ^ b; // xor
561         3'b101: result = a < b; // slt
562         3'b110: result = a << b; // sll
563         3'b111: result = a >> b; // srl
564         default: result = 32'b0;
565     endcase
566
567     assign zero = (result == 32'b0);
568     assign v = (~alucontrol[0] ^ a[31] ^ b[31]) & (a[31] ^ sum[31]) & isAddSub;
569 endmodule
570
571
572

```

4.

Table 1: Expected Operation (after two cycles of reset)


Step	PC	Instr	State	Result	Result Notes
3	00	00500113	S0: Fetch	4	PC+4
4	04	""	S1: Decode	X	OldPC+Immediate
5	04	""	S8: ExecuteI	X	ALUResult = x0 (0) + 5 = 5
6	04	""	S7: ALUWB	5	Result = ALUOUT
7	04	""	S0: Fetch	8	PC+4
8	08	00c00193	S1: Decode	X	OldPC+Immediate
9	08	""	S8: ExecuteI	X	ALUResult = x0(0)+12=12
10	08	""	S7:ALUWB	12	Result = ALUOUT
11	08	""	S0:Fetch	12	PC+4
12	12	FF718393	S1:Decode	X	OldPC+Immediate
13	12	""	S8:ExecuteI	x	ALUResult = x3(12)-9=3
14	12	""	S7:ALUWB	3	Result = ALUOUT
15	12	""	S0:Fetch	16	PC+4
16					
17					
18					
19					
20					

5.


5.

5.

WriteData is 7. Writes into 60 in hex, which is 96 in dec.



WriteData is 19 in hex, which is 25 in dec. Writes into 64 in hex, which is 100 in dec.



8.

