
1. I spent 6.5h.


2. Diagram





```
nultiav
module <u>riscumulticycle(input</u> logic clk, reset,
output logic [31:0] WriteData, DataAdr,
output logic MemArite);
          logic Adrsrc;
logic[31:0] ReadData;
          riscymulti rymulti(clk, reset, MemWrite, WriteData, Adrsrc, DataAdr, ReadData);
dmem mem(clk, MemWrite, Adrsrc, DataAdr, WriteData, ReadData);
            module riscomulti(input togic clk, reset,
output togic Memmerite,
output togic (31:0) WriteData,
output togic (31:0) Adr.
input togic (31:0) ReadData);
          logic irwrite , pcwrite, regwrite, Zero;
logic [1:0] RosultSrc, ImmSrc, alusrca, alusrcb;
logic [2:0] ALUControl;
logic [31:0] Instr;
           datapath dp(clk, reset, powrite, Adrsrc, irwrite, ResultSrc, ALUControl, alusrca, alusrcb, ImmSrc, regwrite, ReadData, Zero, Adr, WriteData, Instr); controller ctrl(clk, reset, Instr[6:0], Instr[14:12], Instr[30], Zero, ImmSrc, alusrca, alusrcb, ResultSrc, Adrsrc, ALUControl, irwrite, powrite, regwrite, MemWrite);
              odule datapath(input logic clk,
input logic reset,
input logic powrite,
input logic darce,
input logic inwrite,
input logic[1:0] resultsrc,
                                                                                                                                                                                                                                                                                                       行572. 列 5 空格: 4 UTF-8 CRLF Systo
                                                                                                                                                                                                                                                                                                                                                                                                              012 🛱 🚨
                                                                                                           ■ ■ № © □ • • • ■ • • ■
                                                                                                                                                                                                                                                                                                                                                                                                             21:13
2022/12/11
                 padule datapath(input logic clk,
input logic reset,
input logic reset,
input logic aperite,
input logic aperite,
input logic afferse,
input logic inverte,
input logic [19] resultsrc,
input logic[19] resultsrc,
input logic[19] alusrca,
input logic[19] alusrca,
input logic[19] alusrca,
input logic[19] alusrca,
input logic[19] RoadDuta,
output logic [21:0] RoadDuta,
output logic [21:0] writebuta,
output logic[31:0] Instr
);
           logic [31:0] PCHext, OldPC;
logic [31:0] Data;
logic [31:0] Data;
logic [31:0] rdt;
logic [31:0] rd;
logic [31:0] rd;
logic [31:0] rd;
logic [31:0] ALDout;
logic [31:0] ALDout;
logic [31:0] ALDout;
logic [31:0] ALDout;
logic [31:0] PC;
           //PC:data logic
assign PCHext = Result;
pcenable PCreg(clk, reset, pcwrite, PCNext, PC);
muz2 PCMEX(PC, Result, adrsrc, Adr);
instupdate Instreg(clk, reset, irwrite, PC, ReadData, OldPC, Instr);
dff readdata(clk, reset, ReadData, Data);
                                                                                                                                                                                                                                                                                                      行 549, 列 41 空格: 4 UTF-8 CRLF SystemVerilog-1800-2012 尺 🕻
                                                                                                            📑 🖪 📅 🌀 🚊 🔧 🚮 🗎 🏚 🍓 ờ 🟹 💥 🏺 🗎
          //Pk-dota logic


assign PCNext = Result;
pcenable PCreg(clk, reset, pourite, PCNext, PC);
mmy
PCNEX(PC, Result, adrsrc, Adr);
instupdate Instreg(clk, reset, irwrite, PC, ReadData, OldPC, Instr);
dff readdata(clk, reset, ReadData, Data);
           //8F logic
regile rf(clk, regerite, Instr[19:15], Instr[24:20], Instr[11:7], Result, rd1, rd2);
extend ext(Instr[31:7], immsrc, ImmExt);
dff2 rfreg(clk, reset, rd1, rd2, A, WriteData);
           mux3 ALU_MUXa(Pc, OldPc, A, alusrca, SrcA);
mux3 ALU_MUXb(WriteData, ImmExt, 32'd4, alusrcb, SrcB);
alu alu(SrcA, SrcB, ALUControl, ALUResult, zero);
           dff alwoutreg(clk, reset, ALUResult, ALUOut);
mux3 resultmux(ALUout, Data, ALUResult, resultsrc, Result);
           module regfile(input logic clk, input logic we3, input logic input logic [4:0] al, a2, a3, input logic [31:0] wd3, output logic [31:0] rd1, rd2);
98 always_ff @(posedge_clk)

& tive Share
                                                                                                                                                                                                                                                                                                    行549, 列 41 空格: 4 UTF-8 CRLF SystemVerilog-1800-2012 反 C
                                                                                                            💶 🖻 🔯 🖒 💆 🦓 🚳 📱 🐞 🚵 💆 💥 🛍 🎄
```












Table 1: Expected Operation (after two cycles of reset)


Table 1. Expected Operation (after two cycles of reset)					
Step	PC	Instr	State	Result	Result Notes
3	00	00500113	S0: Fetch	4	PC+4
4	04	==	S1: Decode	X	OldPC+Immediate
5	04	""	S8: ExecuteI	X	ALUResult = x0(0) + 5 = 5
6	04	==	S7: ALUWB	5	Result = ALUOUT
7	04	=	S0: Fetch	8	PC+4
8	08	00c00193	S1: Decode	X	OldPC+Immediate
9	08	1111	S8: Executel	Χ	ALUResult = $x0(0) + 12 = 12$
10	08		S7:ALUWB	12	Result = ALUOUT
11	08	1111	S0:Fetch	12	PC+4
12	12	FF718393	S1:Decode	Χ	OldPC+Immediate
13	12		S8:Executel	X	ALUResult = x3(12)-9=3
14	12		S7:ALUWB	3	Result = ALLIQUT
15	12	1111	S0:Fetch	16	PC+4
16					
17					
18					
19					
20					

5.


5.


5.


WriteData is 7. Writes into 60 in hex, which is 96 in dec.




WriteData is 19 in hex, which is 25 in dec. Writes into 64 in hex, which is 100 in dec.









💶 🖴 😡 🥲 📮 🎤 🚳 📱 🍁 👊 💁 🤘 🙀 🏺 🗿

PCWrite

PCWrite~0