

I spent 3.5h for this lab




Figure 1: RISC-V single-cycle processor






Figure 2: RISC-V single-cycle processor control unit

**Table 1. Main Decoder Truth Table**

**Table 2. ALU Decoder Truth Table**

Table 3. *ImmSrc* encoding

Code sent by slack



This is modified. Both as expected and same.

