


1. 2h is used.
- 2.



When L and R is 0, there is no light. When $L = 1$ or $R = 1$, the FSM goes through 3 states, and goes back to start.

3.

The screenshot shows the Quartus Prime IDE with the project 'lab3_structural'. The main window displays the Verilog code for 'lab3_structural.v'. The code defines a 32-bit ALU with logic for carry propagation and arithmetic operations. The compilation is successful with 0 errors and 14 warnings.

```
endmodule lab3_structural(input logic clk,
1 input logic reset,
2 input logic left, right,
3 output logic la, lb, lc, ra, rb, rc);
4
5 logic [0:31];
6 logic [0:31];
7 logic [0:31];
8 logic [0:31];
9 logic [0:31];
10 logic [0:31];
11 logic [0:31];
12 logic [0:31];
13 logic [0:31];
14
15 //FF1
16 always_ff @(posedge clk)
17 begin
18 if (~reset)
19 Q1 <= 0;
20 else
21 Q1 <= D1;
22 end
23
24 //FF2
25 always_ff @(posedge clk)
26 begin
27 if (~reset)
28 Q2 <= 0;
29 else
30 Q2 <= D2;
31 end
32
33 //FF3
34 always_ff @(posedge clk)
35 begin
36 if (~reset)
37 Q3 <= 0;
38 else
39 Q3 <= D3;
40 end
41
42 //FF4
43 always_ff @(posedge clk)
44 begin
45 if (~reset)
46 Q4 <= 0;
47 else
48 Q4 <= D4;
49 end
50
51 //FF5
52 always_ff @(posedge clk)
53 begin
54 if (~reset)
55 Q5 <= 0;
56 else
57 Q5 <= D5;
58 end
59
60 //FF6
61 always_ff @(posedge clk)
62 begin
63 if (~reset)
64 Q6 <= 0;
65 else
66 Q6 <= D6;
67 end
68
69 assign la = Q3;
70 assign lb = Q4;
71 assign lc = Q5;
72 assign ra = Q6;
73 assign rb = Q7;
74 assign rc = Q8;
75
76 or o1[0], Q1[0], Q2[0];
77 or o2[0], Q4[0], Q5[0];
78 and a1[a], Q1[0], Q2[0], Q6[0], Q7[0];
79 and a2[a], Q1[0], Q2[0], Q6[0], Q7[0];
80
81 and a3[o], left, a1[o];
82 and a4[o], left, a1[o];
83 and a5[o], left, a1[o];
84 and a6[o], left, a1[o];
85 and a7[o], left, a1[o];
86 and a8[o], left, a1[o];
87 and a9[o], left, a1[o];
88 and a10[o], left, a1[o];
89
90 endmodule
```

The Messages window shows the following output:


```
Task ID Message
Running Quartus Prime EDA Netlist Writer
Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3_structural -c lab3_structural
28236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NIM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
204019 Generated File lab3_structural.svo in folder "D:/QuartusPrime/lab3_structural/simulation/modelsim/" for EDA simulation tool
Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
293000 Quartus Prime Full Compilation was successful. 0 errors, 14 warnings
```

The screenshot shows the Quartus Prime IDE with the project 'lab3_structural'. The main window displays the Verilog code for 'lab3_structural.v'. The code defines a 32-bit ALU with logic for carry propagation and arithmetic operations. The compilation is successful with 0 errors and 14 warnings.


```
endmodule lab3_structural(input logic clk,
1 input logic reset,
2 input logic left, right,
3 output logic la, lb, lc, ra, rb, rc);
4
5 logic [0:31];
6 logic [0:31];
7 logic [0:31];
8 logic [0:31];
9 logic [0:31];
10 logic [0:31];
11 logic [0:31];
12 logic [0:31];
13 logic [0:31];
14
15 //FF1
16 always_ff @(posedge clk)
17 begin
18 if (~reset)
19 Q1 <= 0;
20 else
21 Q1 <= D1;
22 end
23
24 //FF2
25 always_ff @(posedge clk)
26 begin
27 if (~reset)
28 Q2 <= 0;
29 else
30 Q2 <= D2;
31 end
32
33 //FF3
34 always_ff @(posedge clk)
35 begin
36 if (~reset)
37 Q3 <= 0;
38 else
39 Q3 <= D3;
40 end
41
42 //FF4
43 always_ff @(posedge clk)
44 begin
45 if (~reset)
46 Q4 <= 0;
47 else
48 Q4 <= D4;
49 end
50
51 //FF5
52 always_ff @(posedge clk)
53 begin
54 if (~reset)
55 Q5 <= 0;
56 else
57 Q5 <= D5;
58 end
59
60 //FF6
61 always_ff @(posedge clk)
62 begin
63 if (~reset)
64 Q6 <= 0;
65 else
66 Q6 <= D6;
67 end
68
69 assign la = Q3;
70 assign lb = Q4;
71 assign lc = Q5;
72 assign ra = Q6;
73 assign rb = Q7;
74 assign rc = Q8;
75
76 or o1[0], Q1[0], Q2[0];
77 or o2[0], Q4[0], Q5[0];
78 and a1[a], Q1[0], Q2[0], Q6[0], Q7[0];
79 and a2[a], Q1[0], Q2[0], Q6[0], Q7[0];
80
81 and a3[o], left, a1[o];
82 and a4[o], left, a1[o];
83 and a5[o], left, a1[o];
84 and a6[o], left, a1[o];
85 and a7[o], left, a1[o];
86 and a8[o], left, a1[o];
87 and a9[o], left, a1[o];
88 and a10[o], left, a1[o];
89
90 endmodule
```

The Messages window shows the following output:

```
Task ID Message
Running Quartus Prime EDA Netlist Writer
Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3_structural -c lab3_structural
28236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NIM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
204019 Generated File lab3_structural.svo in folder "D:/QuartusPrime/lab3_structural/simulation/modelsim/" for EDA simulation tool
Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
293000 Quartus Prime Full Compilation was successful. 0 errors, 14 warnings
```



It is expected in the waveform. When the input is left or right, they will light up in sequence and shutdown for one period.



RTL is done by 5 D-FFs.

Behavioral:

```
module lab3_zz(input logic clk,
               input logic reset,
               input logic left, right,
               output logic la, lb, lc, ra, rb, rc);
    logic [2:0] current_state;
    logic [2:0] next_state;

    logic [2:0] OFF = 3'b000;
    logic [2:0] LE0 = 3'b001;
    logic [2:0] LE1 = 3'b010;
    logic [2:0] LE2 = 3'b011;
    logic [2:0] RE0 = 3'b100;
    logic [2:0] RE1 = 3'b101;
    logic [2:0] RE2 = 3'b110;

    always_ff @(posedge clk or negedge reset)
    begin
        if(reset)
            current_state <= OFF;
        else
            current_state <= next_state;
        end
    end

    always_comb
    begin
        case(current_state)
            OFF: if (left == 1'b1)
                    next_state = RE0;
                else if (right == 1'b1)
                    next_state = LE0;
                else
                    next_state = current_state;
            LE0: next_state = LE1;
            LE1: next_state = LE2;
            LE2: next_state = OFF;
            RE0: next_state = RE1;
            RE1: next_state = RE2;
            RE2: next_state = OFF;
            default: next_state = OFF;
        endcase
    end
endmodule
```

Messages

System Processing(126)

100% 00:00:28 22:38 2022/10/1

```
module lab3_zz
always@(posedge clk or negedge reset)
begin
if(reset)
begin
la <= 1'b0;
lb <= 1'b0;
lc <= 1'b0;
ra <= 1'b0;
rb <= 1'b0;
rc <= 1'b0;
end
else
begin
case(current_state)
OFF: begin
la <= 1'b0;
lb <= 1'b0;
lc <= 1'b0;
ra <= 1'b0;
rb <= 1'b0;
rc <= 1'b0;
end
LE0: begin
la <= 1'b0;
lb <= 1'b0;
lc <= 1'b0;
ra <= 1'b1;
rb <= 1'b0;
rc <= 1'b0;
end
LE1: begin
la <= 1'b0;
lb <= 1'b0;
lc <= 1'b0;
ra <= 1'b1;
rb <= 1'b1;
rc <= 1'b0;
end
LE2: begin
la <= 1'b0;
lb <= 1'b0;
lc <= 1'b0;
ra <= 1'b1;
rb <= 1'b1;
rc <= 1'b1;
end
endcase
end
endmodule
```

Messages

System Processing(126)

100% 00:00:28 22:38 2022/10/1

```
module lab3_zz
begin
lb <= 1'b0;
lc <= 1'b0;
ra <= 1'b1;
rb <= 1'b1;
rc <= 1'b0;
end
LE2: begin
la <= 1'b0;
lb <= 1'b0;
lc <= 1'b0;
ra <= 1'b1;
rb <= 1'b1;
rc <= 1'b1;
end
RE0: begin
la <= 1'b1;
lb <= 1'b0;
lc <= 1'b0;
ra <= 1'b0;
rb <= 1'b0;
rc <= 1'b0;
end
RE1: begin
la <= 1'b1;
lb <= 1'b1;
lc <= 1'b0;
ra <= 1'b0;
rb <= 1'b0;
rc <= 1'b0;
end
RE2: begin
la <= 1'b1;
lb <= 1'b1;
lc <= 1'b1;
ra <= 1'b0;
rb <= 1'b0;
rc <= 1'b0;
end
endcase
end
endmodule
```

Messages

System Processing(126)

100% 00:00:28 22:38 2022/10/1