

Figure 1: RISC-V single-cycle processor




Figure 2: RISC-V single-cycle processor control unit




Figure 3: ALU

Table 1. Main Decoder Truth Table

Instruction	Opcode	RegWrite	ImmSrc	ALUSrcA	ALUSrcB	MemWrite	ResultSrc	Branch	ALUOp	Jump
lw	0000011	1	\$00	0	1	0	01	0	00	0
sw	0100011	0	9 01	0	1	1	XX	0	00	0
R-type	0110011	1	∢ XX	0	0	0	00	0	10	0
beq	1100011	0	p 10	0	0	0	XX	1	01	0
I-type ALU	0010011	1	7 00	0	0	0	00	0	10	0
jal	1101111	1	1 1ס	x	x	0	10	0	XX	1
lui	0110111	1	100	Х	1	0	00	^	11	0


Table 2. ALU Decoder Truth Table


ALUOp _{1:0}	funct32:0	$\{op_5, funct7_5\}$	ALUControl _{2:0}	Operation
00	X	x	0000	Add
01	X	X	4 001	Subtract
10	000	00, 01, 10	0000	Add
	000	11	001	Subtract
	010	X	101	SLT
	110	X	011	OR
	111	X	7 010	AND
11	100	X	0100 1000	xor lui

Table 3. ImmSrc encoding


ImmSrc	ImmExt	Type	Description
000	{{20{Instr[31]}}}, Instr[31:20]}	I	12-bit signed immediate
_0 01	{{20{Instr[31]}}}, Instr[31:25], Instr[11:7]}	S	12-bit signed immediate
4 10	{{20{Instr[31]}}, Instr[7], Instr[30:25], Instr[11:8], 1'b0}	В	13-bit signed immediate
0 1	{{12{Instr[31]}}}, Instr[19:12], Instr[20], Instr[30:21], 1'b0}	J	21-bit signed immediate
100	[(12(inctr[21])) inctr[20:20] inctr[10:12] 12(b0)	П	24 July along all languages and languages

Code sent by slack





This is original.



This is modified. Both as expected and same.

