

07ep 2023

$$2^3 = 8 \cdot 8 = 64$$

$$64k = 2^6 \cdot 2^{10} = 2^{16} \uparrow \text{value}$$

$$2^{16} \cdot 2^3 = 2^{19}$$

Question 1 (20 points)

- a) (5 points) You have a SRAM memory chip with a capacity of 64k x 8
- 1) How many data lines does it have? Answer 1) 8
 - 2) How many address lines does it have? Answer 2) 16
 - 3) What is its capacity expressed in "bits"? Answer 3) 2¹⁹

→ 64K x 8

→ # addresses
OR
Variables

Size of word
OR

bits OR
datalines OR
functions

- b) **15 points** Using D-type flip-flops, design a 3-bit Gray code counter which has the following counting sequence:

000 → 001 → 011 → 010 → 110 → 111 → 101 → 100



PS Q ₂ Q ₁ Q ₀	NS Q ₂ ⁺ Q ₁ ⁺ Q ₀ ⁺	D ₂ D ₁ D ₀
0 0 0	0 0 1	0 0 1
0 0 1	0 1 1	0 1 1
0 1 0	1 1 0	1 1 0
0 1 1	0 1 0	0 1 0
1 0 0	0 0 0	0 0 0
1 0 1	1 0 0	1 0 0
1 1 0	1 1 1	1 1 1
1 1 1	1 0 1	1 0 1

D ff

$$D = Q_{t+1}$$

Q ₂ \ Q ₁ Q ₀	00	01	11	10
0	0	0	0	1
1	0	1	1	1

$$D_2 = Q_1 Q_0' + Q_0 Q_2$$

Q1

	00	01	11	10
0	0	1	1	1
1	0	0	0	1

$$D = Q_1 Q_0' + Q_2' Q_0$$


$$Q_2 = Q_1 Q_0' + Q_0 Q_2$$

Q2

	Q1	Q0	C1	11	10
0	1	1	0	0	
1	0	0	1	1	

$$D_0 = Q_2 Q_1 + Q_2' Q_1' \\ = (Q_2 \oplus Q_1)'$$

b) **15 points** Using D-type flip-flops, design a 3-bit Gray code counter which has the following counting sequence:

[illegible]

Question 2 (20 points) Design a 3-bit register whose function is described in the following table, where M and N are two control bits. Using the proper digital components (encoders, decoders, multiplexers, etc.) logic gates, and D flip-flops, draw a detailed diagram of the logic circuit of the register.

MN	MN	Operation	With counters	Next state	D_i
0 0	0 0	No change		$Q_2 Q_1 Q_0$	Q_i
0 1	0 1	Loading external inputs $I_2 I_1 I_0$	$I_2 I_1 I_0$	I_i	I_i
1 0	1 0	Decrement by 1 (count down)		$Q_2 Q_1 Q_0 - 1$?
1 1	1 1	Increment by 3 (count up)		$Q_2 Q_1 Q_0 + 3$?

Using the D FF Excitation equation $D_i = Q_i^{n+1}$ for $i=0,1,2$

Multiplexers
+ CLK
- CLK
→ enable

MN	Operation
0 0	No Change
0 1	I
1 0	$Q - 1$
1 1	$Q + 3$


$Q_0 \rightarrow Q_0$
 $Q_0 \rightarrow I_0$

Dec by 1

$Q_2 Q_1 Q_0$	$Q_2' Q_1' Q_0'$
0 0 0	1 1 1
0 0 1	0 0 0
0 1 0	0 0 1
0 1 1	0 1 0
1 0 0	0 1 1
1 0 1	1 0 0
1 1 0	1 0 1

Q_2	$Q_1 Q_0$	Q_2'	$Q_1' Q_0'$
0	0 0	1	1 1
0	0 1	1	0 0
0	1 0	1	0 1
0	1 1	1	0 0
1	0 0	0	1 1
1	0 1	0	1 0
1	1 0	0	1 1
1	1 1	0	1 0

$$D_2 = Q_2' Q_1' Q_0' + Q_2 Q_0 + Q_2 Q_1$$



1 1 1 1 1 0

00	01	11	10
1	0	1	1
1	1	0	0
1	1	0	1

$$D_1 = Q_1' Q_0' + Q_1 Q_0 Q_2' + Q_2 Q_0'$$

PS

NS

+ 3

$Q_2 Q_1 Q_0$	$Q_2^t Q_1^t Q_0^t$
0 0 0	0 1 1
0 0 1	1 0 0
0 1 0	1 0 1
0 1 1	1 1 0
1 0 0	1 1 1
1 0 1	0 0 0
1 1 0	0 0 1
1 1 1	0 1 0

D's

→ Kmap

→ Eqn

→ link


to ③ on

A → Mux

store

MN
0 0
0 1

Enablers
MN



The 2's complement representation is used in an 8-bit register which contains the binary value 11011000.

- a. What is the decimal value of the number stored initially in the register?

$$\begin{array}{rcl}
 11011000 & \xrightarrow{\text{2's com}} & 00101000 \\
 \text{sign} = - & & \text{2's} \quad \text{2's} \\
 & & \uparrow \quad \uparrow \\
 & & 2^5 \quad 2^0 = 8 \\
 & & + 32 \\
 & & = - (40)
 \end{array}$$

- b. What is the register value after an arithmetic shift right? Give your result both in binary and decimal.

$$\begin{array}{rcl}
 11011000 & \xrightarrow{\text{Ar RS}} & 11101100 \\
 \text{take sign bit} & & \\
 \text{add to left} & & \\
 00010100 & \xrightarrow{2^2 + 2^4 = 4 + 16} & - (20)
 \end{array}$$

- c. Starting again from the initial number 11011000, determine the register value after an arithmetic shift left, both in binary and decimal.

$$\begin{array}{rcl}
 11011000 & \xrightarrow{\text{Ar LS}} & 10110000 \\
 \text{sign} \rightarrow & & \text{add 0 to Right} \\
 2's \rightarrow 01010000 & \xrightarrow{\text{1 shift}} & - (80)
 \end{array}$$

- d. What arithmetic operations are performed by these shifts?

Ar LShift $\times 2$

Ar RShift $\div 2$

e. Is there any overflow?

Not in this case

talk

$$[-2^{N-1}, 2^{N-1}-1]$$

$$[-2^7, 2^7-1]$$

only falls in range

if (SignX = SignY)
 = SignS

→ overflow

xy \ z	0	1
00	F = A + B (add)	F = A + B + 1
01	F = A + B'	F = A - B (subtract)
10	F = A (transfer)	F = A + 1 (increment)
11	F = A - 1 (decrement)	F = A' + 1 (2's complement of A)

FA takes 3 input

1's comp

+ 1 → 2's comp (neg)

001
→ 111

x	y	z	F	P	Q
0	0	0	A+B	$A_2A_1A_0 + B_2B_1B_0 + 0$	
0	0	1	A+B+1	$A_2A_1A_0 + B_2B_1B_0 + 1$	
0	1	0	A+B'	$A_2A_1A_0 + B_2'B_1'B_0' + 0$	
0	1	1	A-B	$A_2A_1A_0 + B_2'B_1'B_0' + 1$	
1	0	0	A	$A_2A_1A_0 + 000 + 0$	
1	0	1	A+1	$A_2A_1A_0 + 000 + 1$	
1	1	0	A-1	$A_2A_1A_0 + 111 + 0$	
1	1	1	A'+1	$A_2'A_1'A_0' + 000 + 1$	

111

x y
11

11 → 3 ↑

x	y	z	F	P	Q
0	0	0	A+B	$A_2 A_1 A_0 + B_2 B_1 B_0 + 0$	
0	0	1	A+B+1	$A_2 A_1 A_0 + B_2 B_1 B_0 + 1$	
0	1	0	A+B'	$A_2 A_1 A_0 + B_2' B_1' B_0' + 1$	
0	1	1	A-B	$A_2 A_1 A_0 + B_2' B_1' B_0' + 1$	
1	0	0	A	$A_2 A_1 A_0 + 000 + 0$	
1	0	1	A+1	$A_2 A_1 A_0 + 000 + 1$	
1	1	0	A-1	$A_2 A_1 A_0 + 111 + 0$	
1	1	1	A'+1	$A_2' A_1' A_0' + 000 + 1$	

z=0 A

z=1 A'

x y

x y

-2

x y z Add by

1 1 0 → A


1 1 1 → A'

x y z Add by


1 1 0 + 1




1 1 1 + 0

Why
2x1 mux



Why
z'





Clock	M	N	Operation
↑	0	0	Store current value / No change
↑	0	1	Decrement by 3
↑	1	0	Load external inputs (I ₂ I ₁ I ₀)
↑	1	1	Increment by 2

Design a synchronous modulo-4 binary counter that has one control input W and that counts forward or backward, as follows (assume an initial count value of 0):

- if $W=0$: counts backward by one ($0 \rightarrow 3 \rightarrow 2 \rightarrow 1 \rightarrow 0 \dots$) at each clock pulse
- if $W=1$: counts forward by one ($0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 0 \dots$) at each clock pulse

xy	$z = 0$	$z = 1$
0 0	$F = A' + 1$ (2's complement)	$F = A - 1$ (decrement)
0 1	$F = A - B$ (subtract)	$F = A - B + 1$ (subtract with borrow)
1 0	$F = A + 1$ (increment)	$F = A$ (transfer)
1 1	$F = A + B + 1$ (add with carry)	$F = A + B$ (add)

xy	$z = 0$	$z = 1$
0 0	$F = A + B$ (add)	$F = A + B + 1$
0 1	$F = A + B'$	$F = A - B$ (subtract)
1 0	$F = A$ (transfer)	$F = A + 1$ (increment)
1 1	$F = A - 1$ (decrement)	$F = A' + 1$ (2's complement)

S ₂	S ₁	S ₀	Operation Description
0	0	0	$F \leftarrow A + B$ Addition
0	0	1	$F \leftarrow A - 3$ Decrement by 3
0	1	0	$F \leftarrow A + 1$ Increment by 1
0	1	1	$F \leftarrow A - B$ (i.e., $A + B' + 1$) Subtraction
1	0	0	$F \leftarrow \text{ashl } A$ Arithmetic shift - left
1	0	1	$F \leftarrow \text{cshr } A$ Circular shift - right
1	1	0	$F \leftarrow (A \wedge B)'$ NAND
1	1	1	$F \leftarrow A \oplus B$ Exclusive-OR

Subtract \rightarrow 2's comp
 twice relationship
 OR \rightarrow 2
 1's comp + 1

All Done !!

ALU


Arh

S₂ S₁ S₀
 0 0 0
 0 0 1
 0 1 0
 0 1 1

Function





$A + B \quad A_2A_1A_0 + B_2B_1B_0 + 0$
 $A - 3 \quad A_2A_1A_0 + 101 + 0$
 $A + 1 \quad A_2A_1A_0 + 000 + 1$
 $A - B \quad A_2A_1A_0 + B_2'B_1'B_0' + 1$

3 011
 101






S ₂	S ₁	S ₀	Operation Description
0	0	0	$F \leftarrow A + B$ Addition
0	0	1	$F \leftarrow A - 3$ Decrement by 3
0	1	0	$F \leftarrow A + 1$ Increment by 1
0	1	1	$F \leftarrow A - B$ (i.e., $A + B' + 1$) Subtraction
1	0	0	$F \leftarrow \text{ashl } A$ Arithmetic shift - left
1	0	1	$F \leftarrow \text{cshr } A$ Circular shift - right
1	1	0	$F \leftarrow (A \wedge B)'$ NAND
1	1	1	$F \leftarrow A \oplus B$ Exclusive-OR


S ₂	S ₁	S ₀	
1	0	0	ashL
1	0	1	crR
1	1	0	(A∧B)'
1	1	1	A⊕B



LU done



LU



ALU

1 unit
1 bit

