

I. Fundamentals

- Bit Inversion: XOR with 1 / NOR with itself
- 1's and 2's complement (for negative numbers)
- $-4 = -(0100)_2 \Rightarrow (1011)_{1s} \Rightarrow (\underline{1}100)_{2s}$ Tips: LSB \rightarrow MSB
[inverse after finding 1]
 $\Rightarrow -(2^{n-1}-1) \text{ to } 2^{n-1}-1$
- 2^{n-1} for 2's comp. \nearrow 4 = 4 + 127 = 131
add from 127
(100000100)
- Excess Number e.x. excess-127 (IEEE 754)

II. C Programming: struct is passed by value! [copied]

III. ISA: Max and Min Instructions

Variation 1 (No Restriction); $a < b < c$

A $\xrightarrow{\text{op}}$
a

B $\xrightarrow{\text{op}}$
b

C $\xrightarrow{\text{op}}$

$$\text{Max: } 2^c - 2^{c-b} - 2^{c-a} + 1 + 1$$

Min: Give $2^a - 1$ for A
[00...0 to 11...10]
a

Example: $a = 7, b = 10, c = 13$

Max = 8122

Min = 142

1111...100...0 to 11...10 $\Rightarrow 2^{b-a} - 1$ for B
a b-a b-a
then 2^{c-b} for C


Variation 2 (Give minimum to some format)

Step 1: Determine the minimum for the instructions

Step 2: Allocate the according bits

Step 3: Reduce the problem to variation 1 using the remaining.

IV. ALU Latency



V. Memorize These! → MIPS things

@oadultradeepfield

- No Operation : Avoid register, memory writing and reading.
- Register file = 32 registers (collection) excluding immediate values
- Instruction Register (IR) contains the encoded instructions.
- \$sp = last occupied location on top of stack (grows ↓ address)
- PC is updated on the rising edge of the next clock cycle.
- MemToReg multiplexer is reversed because wires cross on diagram!
- Branch Target Address (BTA) = $PC + 4 + (\text{offset} \times 4)$

VI. Control Signal Outputs

Instruction	RegDst	ALUSrc	MemToReg	RegWrite
R-type	1	0	0	1
lw	0	1	1	1
sw	x	1	x	0
beq	x	0	x	0

Instruction	MemRead	MemWrite	Branch	ALUop1	ALUop2
R-type	0	0	0	1	0
lw	1	0	0	0	0
sw	0	1	0	0	0
beq	0	0	1	0	1