

See discussions, stats, and author profiles for this publication at:
<https://www.researchgate.net/publication/226189847>

Design and Assembly of High-Aspect-Ratio Silica-Encapsulated Nanostructures for Nanoelectronics Applications

CHAPTER · DECEMBER 2009

DOI: 10.1007/978-90-481-2309-4_26

READS

28

1 AUTHOR:



[N. I. Kovtyukhova](#)

Pennsylvania State University

33 PUBLICATIONS 2,667

CITATIONS

SEE PROFILE

Chapter 26

Design and Assembly of High-Aspect-Ratio Silica-Encapsulated Nanostructures for Nanoelectronics Applications

N.I. Kovtyukhova

Abstract This chapter summarizes our progress in design and assembly of new metal nanowire-based insulated interconnects and coaxially gated in-wire thin film transistors with the electrical characteristics closely approaching those of established large-scale planar thin film devices. Our approach relies on combining templated synthesis of nanostructures with wet successive adsorption techniques and electroplating. The strong advantages of this approach are (i) a possibility to easily incorporate various electronic materials into a single nanostructure, (ii) control of the device geometric parameters with sub-nanometer precision, and (iii) using low-energy-cost and environmentally friendly synthetic methods.

26.1 Introduction

A dramatic increase in research activity on nanoscale high-aspect-ratio inorganic structures has been motivated by their unique electronic, optical, catalytic, and mechanical properties determined by their shape, size, and, in many cases, single-crystal morphology. Among those, nanowires and nanotubes have received major attention as potential components of electronic circuits [1–5], photovoltaic cells [6–8], chemical and biological sensors [9, 10], battery anodes [11] and, very recently, nanomotors [12–14] and nanolocomotives [15, 16].

The chemical assembly of nanowires is now considered a potentially viable alternative to the conventional lithographic fabrication of nanoscale circuits, which is increasingly approaching physical and economic limits [1, 17, 18]. As high-aspect-ratio structures, nanowires and nanotubes appear to be ideal building blocks in chemically assembled electronic and optoelectronic nanotechnology. Their

N.I. Kovtyukhova (✉)

Department of Chemistry, The Pennsylvania State University, University Park, PA 16802, USA;
O.O. Chuiko Institute of Surface Chemistry of the National Academy of Sciences of Ukraine,
General Naumov St. 17, Kyiv 03164, Ukraine,
e-mail: nina@chem.psu.edu

nanometer-size diameters and micron-size length allow for the fabrication of compact arrays of well-aligned parallel devices. Deposition of such an array on a lithographically pre-patterned substrate can be used to prepare planar ultradense electronic circuits composed of individually addressable device elements [19, 20]. Impressively, $\sim 10^{11}$ cross-point junctions can be fabricated on an area of 1 cm^2 [20]. Chemically grown arrays of vertically aligned parallel wires and tubes have been explored as 3D electron-harvesting and transport structures in solar cells [8], field emission displays [21], and multiple sensor arrays [9].

While most of this research has involved semiconductor nanowires and single-walled carbon nanotubes (SWNTs), functionalized metal nanowires have also been actively studied for this application [5, 20, 22–26]. Metal nanowires provide reliable control over physical dimensions, surface chemistry, and transport properties and can be easily prepared [27] and functionalized by low-temperature techniques [5, 22–26].

Our approach to electronically functional metal nanowires relies upon wet chemical assembly of established ultrathin film devices [6, 28] and their shaping into nanowire-based structures. This can be achieved by performing chemical and electrochemical synthesis inside the cylindrical pores of a template membrane. By exploiting surface chemistry of the metal wire and pore walls, the electroactive films can be deposited between two metal wire segments and/or around the wire body. The precise control over the film thickness is realized using successive adsorption techniques, such as layer-by-layer [23] or surface sol–gel deposition (SSG) [24, 25, 29, 30].

An important advantage of this strategy is a possibility to easily combine components with different electronic and chemical properties (such as metals, semiconductors, polymers, short SWNTs, and insulating oxides) in a single-wire structure. Multicomponent “all-in-wire” diodes [23, 26], transistors [25], photodetectors [31], and sensors [32] can be prepared in this way.

Additionally, the approach described here fulfills the requirements of future electronic applications particularly well because it (i) provides technologically simple preparation of a large number ($\sim 10^9$ per membrane) of relatively uniform nanowire devices with precise control over their geometric parameters and (ii) uses low-energy-cost and environmental friendly “green” synthetic methods.

Highly conductive metals offer some special advantages, particularly as low-resistance interconnects in high-speed circuits. A further reduction in RC (resistance–capacitance) and LC (inductance–capacitance) time constants for nanoscale circuits can be expected if low dielectric constant (low- k) materials can be introduced as insulating spacers between metallic nanowires [33]. For example, copper/low- k interconnect is currently a growing choice for high-performance chips [34]. Silicon dioxide is the relatively low- k dielectric material that is most widely used in CMOS integrated-circuit technology. Incorporation of SiO_2 into metal wire-based device structures requires new techniques for making ultrathin silica nanotubes of high quality with the thickness control at the sub-nanometer level.

This chapter summarizes our progress in design and assembly of ultrathin silica nanotubes, SiO_2 -insulated metal nanowire interconnects, and coaxially gated in-wire thin film transistors with the electrical characteristics closely approaching

those of established large-scale planar thin film devices. We combine templated SSG synthesis of silica nanotubes on the pore walls of anodic aluminum oxide (AAO) membranes with electroplating of metal or composite metal–semiconductor–metal wire inside the tubes.

26.2 Template-Assisted Surface Sol–Gel Synthesis of SiO₂ Nanotubes

Replication of cylindrical pores of AAO membranes using deposition techniques, either vapor or liquid phase, developed for planar thin films has now widely been used to prepare oxide nanotubes of different compositions (see for recent review [8]). Conventional sol–gel methods, which involve immersing an AAO membrane in a precursor sol followed by gelation inside the pores, allow to adjust internal nanotube diameter by varying concentration and viscosity of the initial sol as well as the immersion times [35, 36]. However, by the beginning of this research, precise control over tube thickness and morphology, especially when the tube is only a few nanometers thick, has not been demonstrated yet.

More reliable control over the quality of planar thin films has been realized in layer-by-layer deposition methods, in which (i) preformed colloidal particles [37, 38] or (ii) molecular precursors [29, 30, 39] are successively adsorbed as a layer at a time onto the growing surface. Recently we demonstrated applicability of the first layer-by-layer technique to membrane substrates by preparing uniform and smooth free-standing semiconductor/polymer nanotubes and coated metal wires [23].

The second, SSG method, involves repeats of two-step deposition cycles, in which the adsorption of a molecular precursor and the hydrolysis (in the case of oxide film growth) steps are separated by a post-adsorption wash. The washing step desorbs weakly bound molecules that form additional layers [29]. Ideally, the SSG technique can limit each adsorption cycle to a single monolayer; however in practice, thicker layers have been found for planar oxide SSG films [29, 30]. Nevertheless, SSG allows very fine control over film thickness because a nanometer- or sub-nanometer-thick layer is grown in each two-step adsorption–hydrolysis cycle.

Here we describe growth of silica nanotubes on the pore walls of AAO membranes using the SSG technique. To understand the dynamics of tube growth, the process has been monitored by TEM and SiO₂ mass uptake measurements. The synthetic protocol is depicted schematically in Fig. 26.1, route 1 (for details see [24]). In the first step, SiCl₄ molecules are adsorbed on the hydrated surface of the alumina membrane. Subsequent washing with CCl₄ removes the unbound adsorbate molecules from the pores. In the second step, the adsorbed SiCl₄ is hydrolyzed to give SiO₂. Free-standing nanotubes were obtained by etching the alumina membranes in 50% H₂SO₄. Energy-dispersive X-ray (EDX) analysis of the product showed Si and O, with no detectable (< 0.5%) Cl or Al. Hence the conversion of SiCl₄ to silica is complete, and no aluminosilicate phase is present. This allows us to describe the chemical composition of the oxide as (SiO₂)_x(SiOH)_y.




Fig. 26.1 Scheme of the template SSG synthesis of (1) SiO₂ nanotubes, (2) SiO₂-tube-encapsulated Au nanowires, and (3) coaxially gated in-wire thin film transistors. Commercial (Whatman Anodisc 25) and home-made AAO membranes can be used. Currently, AAO membranes with pore size in the range of 15–350 nm are available; however, scaling down to 15–50 nm pores will require longer SSG steps

TEM images (Fig. 26.2a, b) show robust SiO₂ nanotubes with smooth and uniform walls. Their shape clearly replicates the pore structure of AAO, including branches. Tubes 20–30 μm long can be found in optical micrographs (not shown) implying the growth of continuous tubules along the pore length. Figure 26.2a illustrates the remarkably high flexibility of these long silica nanotubes. A 100 nm diameter tube grown in five deposition cycles does not break even when bent at right angles. The external diameter of the tubes is determined by the pore diameter, and their internal diameter is adjustable by varying the number of deposition cycles and/or the concentration of SiCl₄. Nanotubes with external diameters ranging from 40 to 300 nm, and with wall thicknesses from 2 to 30 nm, were prepared.

The dependence of the nanotube wall thickness (which was estimated from TEM images of metal-filled nanotubes (Fig. 26.2c, d)) on the number of the deposition cycles is shown in Fig. 26.3a, trace 1. The graph is not linear: the amount of SiO₂ deposited per cycle increases gradually as the tubes are grown. For example, under the conditions shown in Fig. 26.3a, trace 1, the thickness change per cycle increases from 8.7 Å in the 4th–10th cycles to 15.3 Å in the 10th–20th cycles. Both values exceed the film thickness increase (~3 Å) expected if only one Si–O–H monolayer is added per cycle. The shape of this film thickness graph closely resembles that of the mass uptake of SiO₂ (Fig. 26.3a, trace 2). This correlation allows one to follow the process of nanotube growth by simply weighing the dry membrane after each SSG cycle.




Fig. 26.2 TEM images of (a, b) SiO₂ nanotubes and (c, d) Au wires grown inside the SiO₂ nanotubes. (a, c) Five deposition cycles in 90 ± 20 nm diameter pores; (b, d) 20 deposition cycles in 280 ± 20 nm diameter pores. Reprinted with permission from [24]. Copyright 2003 Wiley-VCH Verlag GmbH & Co

The film growth at different SiCl₄ concentrations is shown in Fig. 26.3b. At any SiCl₄ concentration, a steep rise is observed in the first deposition cycle. After this, the film growth slows down significantly but the amount of SiO₂ deposited per cycle gradually increases. Ferguson and coworkers [38] attributed upward curvature in layer-by-layer growth of clay films to island nucleation and growth; however, this model is not consistent with the smooth morphology of SSG silica films seen in the TEM images.

Another possibility is that the upward curvature arises from occlusion of water in the growing film. Water is always present as a surface layer on hydrophilic surfaces under ambient conditions. The extent to which this surface-bound water will result in multilayer deposition depends on the amount of water present, the extent to which H₂O and CCl₄ molecules compete for interaction with SiCl₄, and the permeability of the deposited [SiOCl_x(OH)_y]_n film to water, SiCl₄, and CCl₄. The coexistence of these three factors may cause the complex character of graphs shown in Fig. 26.3b, c. The fact that multiple layers of SiO₂ are grown in each cycle indicates that at high concentration, a multilayer of SiCl₄ molecules is present in the adsorption layer. In the subsequent washing step with CCl₄, all unreacted (unbound) SiCl₄ is removed. The following SSG step (immersion in water) completes hydrolysis of any remaining Si–Cl bonds and restores the water surface layer.




Fig. 26.3 (a) Plots of SiO₂ wall thickness (1, 3) and amount of SiO₂ deposited (2) from a 67 mol% solution of SiCl₄ versus the number of deposition cycles: pore diameter (1, 2) 280 ± 20 nm and (3) 90 ± 20 nm. (b) Amount of SiO₂ deposited versus the number of deposition cycles for different concentrations of SiCl₄ in CCl₄: (1) 5 mol%; (2) 100 mol%; (3) 67 mol%; (4) 100% SiCl₄ was used in the first 5 cycles and 67% SiCl₄ was used in the next 15 cycles; arrow shows the point where the concentration was changed. Pore diameter 280 ± 20 nm. (c) Amount of SiO₂ deposited per cycle on (1) alumina and (2) silica-covered membrane surface versus SiCl₄ mole fraction. Pore diameter 280 ± 20 nm, bare membrane weight $0.033 \pm 2\%$, g. Reprinted with permission from [24]. Copyright 2003 Wiley-VCH Verlag GmbH & Co

We suggest that the amount of SiO₂ deposited in each SSG cycle is mainly determined by the amount of SiCl₄ adsorbed in the first step rather than by the hydrolysis step. In this case, a plot of SiO₂ amount deposited per cycle (ΔSiO_2) versus SiCl₄ mole fraction can be considered as a qualitative analogue of a SiCl₄ adsorption isotherm. Figure 26.3c, traces 1 and 2 shows two such plots taken (1) for the first deposition cycle and (2) as an average for the range of 5th–10th cycles, in which SiO₂ deposition is linear for all concentrations. The first isotherm (Fig. 26.3c, trace 1) characterizes SiCl₄ adsorption on the alumina surface while the second one (Fig. 26.3c, trace 2) is related to silica surface adsorption since, according to the TEM data, the pore walls are completely covered with SSG film after five cycles. The low concentration region of both plots is concave to the concentration axis, which is characteristic of strong interaction between surface and adsorbate [40], and is consistent with the chemical reaction of SiCl₄ with H₂O-covered alumina and silica surfaces. It is evident from the low concentration region of the plots that the SiCl₄ interaction with the alumina/H₂O surface is stronger.

Further flow of the adsorption isotherms for alumina and silica surfaces is different. On the silica/H₂O surface, the amount of SiO₂ deposited, as expected, increases gradually with the SiCl₄ mole fraction. However, on the alumina surface, the plot has a long plateau parallel to the concentration axis. We suggest that in the SiCl₄ mole fraction range of 0.05–0.67, fast formation of the [SiOCl_x(OH)_y]_n layer at the alumina/H₂O/(SiCl₄ + CCl₄) interface occurs, and this layer is dense enough to block further penetration of SiCl₄ through the film. An increase in adsorption on the alumina surface is observed when the SiCl₄ mole fraction equals 1. Apparently, in the absence of CCl₄ the hydrolysis reaction can continue until all water in the surface layer is consumed and replaced by the [SiOCl_x(OH)_y]_n layer. Hence the amount of water available for hydrolysis of SiCl₄ determines its adsorption value. The fact that film growth is faster on the alumina pore walls (Fig. 26.3c, trace 1) than it is on several layers of the SSG film (Fig. 26.3c, trace 2) is consistent with the idea that the more polar alumina surface retains more water. Interestingly, in the plot of film grown on the silica/H₂O surface, a higher adsorption value is found at the SiCl₄ mole fraction of 0.67 than at that of 1 (Fig. 26.3c, trace 2).

Heat-treatment (100 °C, 3–13 h) of SiO₂-containing membranes dried at ambient temperature in Ar results in a weight loss of ~ 4%, which can be ascribed to the removal of unbound water from the SiO₂ film. This indicates that the SiO₂ film is relatively porous, and pore fraction is estimated at ~0.09 taking SiO₂ density at 2.17 g cm⁻³ [41]. This porosity is associated with relatively large pores and does not include micropores (if any) with radii approaching the thickness of an adsorbed water layer, because water in those pores can only be removed at higher temperatures. The porous structure of the SiO₂ film is consistent with the idea of occluded water assisting in multilayer film growth and is likely to be responsible for the gradual increase in the amount of SiO₂ deposited per cycle (Fig. 26.3a, b) rather than narrowing the pores during the SSG procedure. The tube growth inside the 90 nm wide pores is not found to be faster than that inside the 280 nm wide pores (Fig. 26.3a, traces 1, 3).

The same percent weight loss is observed for initial SiCl₄ concentrations of 5, 16, 33, and 100 mol%, while for 67 mol% SiCl₄ solution, the weight loss is 5.6% after 10th and 10% after 20th deposition cycle. Accordingly, estimated porosity is 0.126 for the SiO₂ film deposited in 10 cycles and it increases to 0.225 during the next 10 cycles. The porosity of the SiO₂ film measured under different growth conditions is consistent with the data shown in Fig. 26.3. In a 100% SiCl₄ solution the layer growth is actually slower than it is at 67 mol% SiCl₄ (Fig. 26.3b, traces 2, 3). The 100 mol% solution gives lower film porosity (0.09 after 5 deposition cycles), but upward curvature in film growth is found (Fig. 26.3b, trace 4) if the concentration is lowered to 67 mol%, which provides higher porosity (0.144 after 15 cycles). These facts suggest that, at relatively low CCl₄ concentration, thicker and poorer ordered [SiOCl_x(OH)_y]_n layers, which may occlude both H₂O and CCl₄ molecules, are formed at the adsorption step of SSG cycles. Thus by an appropriate selection of synthesis conditions, one can control not only the thickness of nanotube walls, but also their porosity.

26.3 SiO₂-Insulated Metal Interconnects

While still in the membrane, the SiO₂-coated pores can be electrochemically filled with metal followed by membrane etching to give free-standing insulated wires (Fig. 26.1, route 2; for details on synthesis and electrical measurements see [24]).

Typical TEM images (Fig. 26.2c, d) show the gold wires inside uniformly thick and smooth silica tubes. The tube walls remain defect-free and no metal penetration of the walls is seen. The top ends of the wires are typically flat or convex, unlike nanowires grown in unmodified alumina membranes, which have cup-shaped ends. This cup-like shape has been explained as a consequence of the high surface tension of the alumina pore walls [23b]. The interaction of gold with the less polar silica pores is apparently weaker. The coulombic efficiency for plating Au and Ni wires is about 1.2 times higher (judging from wire lengths) in silica-modified pores than it is in unmodified anodic alumina.




Fig. 26.4 Top: *I*–*V* characteristics of SiO₂-coated gold nanowires with different thickness of SiO₂ (nm): (1) 25, (2) 14, (3) 8, (4) 4.5, (5) 3.5. A scheme of a test structure for measuring the electrical properties is shown in the *inset*. Bottom: Optical micrograph of a test structure for measuring the electrical properties of SiO₂-coated gold nanowires (*left*). A plot of the breakdown voltage versus thickness (*right*). Reprinted with permission from [24]. Copyright 2003 Wiley-VCH Verlag GmbH & Co

When the silica-coated nanowires are released from the membrane, both ends are open, because the tube-shells break near the ends of the metal wire (Fig. 26.2d). This allows one to make electrical contact by evaporating metal onto the wire ends.

The I – V characteristics of SSG SiO_2 films of different thicknesses (measured in $\text{Au@SiO}_2/\text{Au}$ configuration) are shown in Fig. 26.4 (top). The curves show typical insulating behavior with breakdown voltages that increase linearly with film thickness (Fig. 26.4, bottom). The hard breakdown field is estimated at 4.8 MV cm^{-1} , which is only slightly less than the breakdown fields (10 – 15 MV cm^{-1}) of the SiO_2 dielectric used in CMOS integrated-circuit technology.

Because the SiO_2 tubes are porous, their dielectric constant is expected to be lower than that of dense silica ($\epsilon = 3.8$ [10]). Porous silica is a promising dielectric material for nanoelectronics applications because of its relatively low dielectric constant [42]. Theoretical calculations predict a dielectric constant of 1.8 – 2.8 for a volume pore fraction of 0.4 and an almost linear decrease in ϵ with increasing porosity. In our experiments, it was difficult to measure the dielectric constant of the SiO_2 films precisely because of the uncertainty in the contact area in the $\text{Au@SiO}_2/\text{Au}$ configuration. Nevertheless it is interesting to note that the synthesis offers some control over porosity, and that this will probably be reflected in the dielectric constant of the films.

26.4 Coaxially Gated In-Wire Thin Film Transistors

On the way toward realization of nano- and molecular-scale electronics, the development of strategies for promoting single devices to the level of integrated circuits is the key issue [17, 43–46]. In particular, for the realization of transistor circuits, each component transistor is required to give sufficient signal amplification and to be controlled by its own gate contact [17, 44–46]. Departing from this point, several approaches have been proposed to assembling logic circuits and nonvolatile memory from carbon nanotube [44] and semiconductor nanowire [45–47] building blocks. In the latter case, field-effect transistors (FETs) have been fabricated from cross-point nanowire junctions [45] or core-multishell nanowire structures [46], and the crossing nanowire or metal contact evaporated on the outer shell, respectively, have been used as the local gate contacts. The important advantage of the multishell-nanowire-based FETs lies in fact that they are by definition coaxially gated transistors, and in this implement a strategy of “wrap-around gate” projected for advancing conventional silicon transistors [1, 48, 49].

This chapter demonstrates the applicability of a “wrap-around gate” approach to nanoscale thin film transistors (TFTs). We describe the synthesis and characterization of coaxially gated in-wire TFTs. These devices consist of a cadmium chalcogenide thin film sandwiched between metal wire segments within a SiO_2 tube. The synthesis involves the above-described SSG deposition of SiO_2 tubes on the pore walls of an AAO membrane [24] and electroplating the composite nanowires within the tubes [31]. This approach is technologically simple and scalable with precise control over the diameter, segment lengths, and dielectric thickness. Two other

important advantages of the coaxially gated in-wire TFT structure are full encapsulation of the semiconductor segment, which prevents its oxidation, and possibility to use metal gate electrodes, which are compatible with a variety of gate dielectrics [1].

In-wire TFTs were prepared as shown in Fig. 26.1, route 3. First, the Ag-backed AAO membrane is subjected to deposition of SiO_2 nanotubes on the pore walls by repeating SiCl_4 adsorption–hydrolysis cycles [24]. The membrane is then used as the cathode in an electrochemical cell to electroplate 3–5 μm long Au segments inside the SiO_2 tubes. Semiconductor thin film segments are grown on the tip of the Au wire using electrochemically induced CdS film growth [50, 51] or cyclic voltametric CdSe deposition [31]. Top Au segments 3–5 μm long are electroplated onto the cadmium chalcogenide films. Finally, the Au/CdS(Se)/Au@(SiO_2) $_n$ (where n is the number of SSG cycles used for SiO_2 –tube growth) nanowires are released by dissolving the Ag backing and AAO membrane. Metal/CdS/metal nanowires with different semiconductor segment lengths are prepared using 1 h and 15 min deposition times. In the latter case Ag clusters were chemically deposited prior to electrodeposition of the top metal segment in order to ensure good electrical contact. These devices are referred to as Au/CdS/Au@(SiO_2) $_{10}$ and Au/CdS/AgAu@(SiO_2) $_{14}$, respectively.

An optical micrograph and TEM images of the in-wire TFT structures are shown in Fig. 26.5a–c. The Au/CdS/Au junctions are clearly seen, and their thickness




Fig. 26.5 Optical micrograph (a) and TEM images (b, c) of Au/CdS/Au@(SiO_2) $_{10}$ nanowires prepared in AAO membranes with pore size 280 ± 20 nm (a, b) and 70 ± 10 nm (c). (d) Tapping mode AFM image (585×585 nm, Z range 30.0°) of CdS film prepared on an Au-coated glass substrate using electrochemically induced deposition technique. Reprinted with permission from [25]. Copyright 2004 the American Chemical Society

can be roughly estimated at 100–200 nm for the wires prepared by using 1 h CdS deposition.

For the 15 min CdS deposition, TEM images show an approximate CdS film thickness at 30–50 nm. An AFM image of a 31 nm thick CdS film prepared the same way on a planar Au substrate shows densely packed 20–50 nm grains. An XRD pattern of the planar CdS film (not shown) shows one CdS-related peak at $2\Theta = 26.65^\circ$ ($d = 3.34\text{\AA}$), the position of which corresponds to the (111) reflection of the cubic zinc blend structure ($d = 3.36\text{\AA}$) or the (002) reflection of the hexagonal wurzite structure ($d = 3.36\text{\AA}$). However, the absence of other strong peaks from (100) and (101) planes of the hexagonal phase indicates that CdS crystallizes mainly in the cubic phase, in contrast to the hexagonal phase formed on ITO and SnO₂ substrates [50]. The average crystal size estimated from the X-ray line widths is 39.6 nm, which is consistent with the AFM data.

The thickness of the SiO₂ tubes that encapsulate the nanowires is uniform along the wire length and ranges from 12 to 14 nm for 10 SSG cycles (Fig. 26.5b) and from 16 to 18 nm for 14 SSG cycles. The flexibility of these shells allows them to precisely follow the shape of Au/CdS/Au junctions (Fig. 26.5b) thus enabling good adhesion of the gate dielectric to the semiconductor film.

The nanowires were aligned as shown in Fig. 26.6a for electrical measurements. $I_{DS}-V_{DS}$ characteristics of Au/CdS/Au@(SiO₂)₁₀ and Au/CdS/AgAu@(SiO₂)₁₄ devices are shown in Fig. 26.6b, c. At zero gate bias ($V_{GS} = 0$), turn-on potentials are -0.6 and -0.2 V, respectively, which is in reasonable agreement with the differences between the electron affinity of CdS (~ 4.5 eV) and the Au (~ 5.2 eV) and Ag (~ 4.7 eV) work functions, respectively. The Au/CdS/AgAu@(SiO₂)₁₄ devices show a zero gate bias DS resistivity 55 times lower than Au/CdS/Au@(SiO₂)₁₀, which may be attributed to better CdS/Ag electrical contact due to the formation of Ag–S bonds, and possibly to fewer grain boundaries in the thinner CdS film. However, the metal/semiconductor contacts of the in-wire TFTs are still much more resistive than those of planar TFTs [52, 53]. This implies a stronger effect of the contact resistance on the nanowire device properties. Therefore, all characteristics described below result from a field effect on both the CdS channel and Au(Ag)/CdS contacts.

The $I_{DS}-V_{DS}$ characteristics of both devices clearly show a field effect, which is more pronounced at negative drain voltage (Fig. 26.6b, c). At $V_{DS} = -2$ V, the Au/CdS/Au@(SiO₂)₁₀ devices have an ON/OFF current ratio of 10^3 , a threshold voltage of 2.4 V, and a sub-threshold slope of 2.2 V per decade (Fig. 26.6d, gr. 1, 3). The Au/CdS/AgAu@(SiO₂)₁₄ devices show similar parameters at $V_{DS} = -0.2$ V and a gate sweep from 0 to 10 V. While the in-wire TFTs can operate at relatively low drain voltages, the above parameters are superior to those found with planar CdS [52] and nanocrystal-derived CdSe [53a]. TFTs in the gate voltage range from ± 9 to 10 V. The lower V_T and a threefold decrease in the sub-threshold slope (S) relative to planar nanocrystal-derived CdSe TFTs (S 7–10 V per decade [53a]) may result from the thinner dielectric layer and coaxial gating. A similar tendency was predicted for planar double-gated versus conventional FETs [48].




Fig. 26.6 (a) An optical micrograph and schematic presentation of the test structure and Au/CdS/Au@(SiO₂)₁₀ nanowire aligned for measuring the electrical properties. Letters S, D, and G indicate source, drain, and gate electrodes, respectively; (b, c) I_{DS} – V_{DS} characteristics of in-wire TFTs for different values of gate voltage (V_{GS}): (b) Au/CdS/Au@(SiO₂)₁₀//Au (CdS deposition for 1 h); (c) Au/CdS/AgAu@(SiO₂)₁₄//Au (CdS deposition for 15 min). Gate leakage currents were in the range of 10^{-14} – 10^{-12} A.; (d) I_{DS} – V_{GS} characteristics of in-wire TFTs: Log I_{DS} (I, I*) and $\sqrt{I_{DS}}$ (3) for Au/CdS/Au@(SiO₂)₁₀//Au at V_{DS} = –2 V for a gate sweep from –9 to 9 V (I) and vice versa (I*); (2) Log I_{DS} for Au/CdSe/Au@(SiO₂)₁₄//Au at V_{DS} = 5 V for a gate sweep from 0 to 8 V. All measurements were performed in air at ambient temperature with a HP 4156B Precision Semiconductor Parameter Analyzer. Compliance current was set up at 1 nA. The TFTs were prepared using commercial AAO membranes with pore size 280 ± 20 nm. Reprinted with permission from [25]. Copyright 2004 the American Chemical Society

On the other hand, the channel mobility of the in-wire TFTs is approximately $5 \pm 2 \times 10^{-5} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. This is 4–6 orders of magnitude lower than that found for TFTs with several micron long channels of planar nanocrystal-derived and vapor-deposited CdSe and CdS [13, 14]. To a certain extent, this decrease may be caused by the significant reduction of the channel length in the in-wire TFTs. The field-dependent mobility decrease is a predicted consequence of FET channel scaling [48, 54]. However, high Schottky contact resistance is most likely responsible for the low apparent mobility values. We believe that much higher mobility values can be achieved by further improving the metal/semiconductor interfaces and grain

structure of the semiconductor segment, as well as by using metal contacts with lower work function. Au/CdSe/Au@(SiO_2)₁₄ TFTs show poorer performance with an ON/OFF current ratio about 10 (Fig. 26.6d, gr. 2). This is consistent with observation by other groups [53] that planar CdSe TFTs fabricated without annealing exhibit very weak, if any, field effect.

Log (I_{DS})– V_{GS} graphs with a gate sweep from -9 to 9 V and vice versa (Fig. 26.3d, gr. 1, 1*) show CCW hysteresis contrary to the CW one observed with planar CdSe TFTs [53]. The origin of the hysteresis is not currently understood but may be tentatively ascribed to trap states at the semiconductor/ SiO_2 interface [53]. However, the chemical nature of the traps in our wet-assembled in-wire devices may differ from that in the thermally evaporated or annealed planar TFTs. Also a field effect on the Au/CdS contact properties may cause the CCW hysteresis. Oxidation of the planar TFTs [53a] is a less likely source of trap states in this case because the in-wire TFTs are encapsulated by SiO_2 .

26.5 Conclusions

The surface sol–gel method is a simple way to prepare robust and flexible silica nanotubes. The thickness and porosity of the tubes can be precisely controlled by varying the composition of the precursor solution and the number of adsorption–hydrolysis cycles. The thickness of the SiO_2 layer deposited in each cycle, which always exceeds that of a monomolecular layer, can be explained assuming occlusion of water present as a surface layer. Free-standing SiO_2 nanotubes with 2–30 nm walls, which are smooth and uniform along their length, were grown and characterized.

The SSG thin film deposition technique is well developed for other classes of materials, including metal oxides, chalcogenides, and phosphates. When performed in porous templates, as we have demonstrated here for SiO_2 , the SSG method should offer a route to concentric multicomponent structures with well-controlled layer thickness and, presumably, tunable electrical and optical properties. The good control in film thickness that is obtained by SSG suggests that it should also be possible to precisely adjust the internal diameter of the AAO pores, and hence the diameter of nanowire replicas.

Electroplating metals inside the silica-coated pores of an AAO membrane is an easy route to nanoscale insulated metal interconnects of high quality. The hard breakdown field obtained for insulating SiO_2 -nanotube coating on gold nanowires is only slightly lower than that of SiO_2 dielectric used in CMOS integrated circuits, and this is a surprising result given the fact that a wet chemical deposition method was used.

Coaxially gated in-wire thin film transistors can be made by using a combination of the templated SSG technique and electrochemical deposition of composite nanowires. The CdS-based TFTs can operate at drain voltages lower than 1 V and show better ON/OFF current ratio, threshold voltage, and sub-threshold slope than chemically similar planar TFTs. While the devices described here were not

optimized for performance, one might expect significant improvements by using strategies that have been developed or predicted for conventional FETs and TFTs [48, 52, 54]. The control of dimensions afforded by the template synthesis should make it possible to reduce the gate dielectric thickness, channel length, and diameter of the semiconductor body (see, e.g., Fig. 26.5c). The latter would extend the gate effect across the body region [48] and might also result in the formation of single-crystal semiconductor segments [51]. The SSG technique can be easily extended to other metal oxides that will allow substitution of higher k dielectrics, such as zirconium, titanium, and tantalum oxides for SiO_2 [29]. Finally, thermal annealing of the semiconductor segment prior to top electrode deposition is expected to improve the performance of the CdSe-based devices.

Acknowledgments I am grateful to Tom Mallouk for his deep interest and support of this work. I thank T.N. Jackson, T.S. Mayer, B. Kelley, and C.S. Kuo, who contributed to the work described in this chapter. This work was supported by the DARPA/ONR Moletronics program and by National Science Foundation grant CHE-0095394.

References

1. Vogel, E.: Technology and Metrology of New Electronic Materials and Devices. *Nat. Nanotechnol.* **2**, 25 (2007).
2. Chau, R., Doyle, B., Datta, S., Kavalieros, J., Zhang, K.: Integrated Nanoelectronics for the Future. *Nat. Mater.* **6**, 810–812 (2007).
3. Law, M., Goldberger, J., Yang, P. D.: Semiconductor Nanowires and Nanotubes. *Annu. Rev. Mater. Res.* **34**, 83–122 (2004).
4. (a) Dresselhaus, M. S., Dresselhaus, G., Jorio, A.: Unusual Properties and Structure of Carbon Nanotubes. *Annu. Rev. Mater. Res.* **34**, 247–278 (2004); (b) Chen, J., Klinke, C., Afzali, A., Avouris, P.: Self-Aligned Carbon Nanotube Transistors with Charge Transfer Doping. *Appl. Phys. Lett.* **86**, 123108 (2005).
5. Kovtyukhova, N. I., Mallouk, T. E.: Nanowires as Building Blocks for Self-Assembling Logic and Memory Circuits. *Chem. Eur. J.* **8**, 4355–4363 (2002).
6. Huynh, W., Dittmer, J., Alivisatos, A. P.: Hybrid Nanorod-Polymer Solar Cells. *Science* **295**, 2425 (2002).
7. Tian, B., Zheng, X., Kempa, T. J., Fang, Y., Yu, N., Yu, G., Huang, J., Lieber, C. M.: Coaxial Silicon Nanowires as Solar Cells and Nanoelectronic Power Sources. *Nature* **449**, 885–889 (2007).
8. Bae, C., Yoo, H., Kim, S., Lee, K., Kim, J., Sung, M. M., Shin, H.: Template-Directed Synthesis of Oxide Nanotubes: Fabrication, Characterization and Applications. *Chem. Mater.* **20**, 756–767 (2008).
9. Katz, E., Willner, I.: Biomolecule-Functionalized Carbon Nanotubes: Applications in Nanobioelectronics. *Chem. Phys. Chem.* **5**, 1084 (2004).
10. Heath, J. R.: Label-Free Nanowire and Nanotube Biomolecular Sensors for In Vitro Diagnostics of Cancer and Other Diseases. In: Mirkin, C., Niemeyer, C. M. (eds.) *Nanobiotechnology II: Concepts, Applications, and Perspectives*, Wiley, New York (2007).
11. Chan, C. K., Peng, H., Liu, G., McIlwrath, K., Zhang, X. F., Huggins, R. A., Cui, Y.: High-Performance Lithium Battery Anodes Using Silicon Nanowires. *Nat. Nanotechnol.* **3**, 31–35 (2008).
12. Paxton, W. F., Kistler, K. C., Olmeda, C. C., Sen, A., St. Angelo, S. K., Cao, Y., Mallouk, T., Lammert, P. E., Crespi, V. H.: Catalytic Nanomotors: Autonomous Movement of Striped Nanorods. *J. Am. Chem. Soc.* **126**, 13424 (2004)

13. (a) Fournier-Bidoz, S., Arsenault, A. C., Manners, I., Ozin, G. A.: Synthetic Self-Propelled Nanorotors. *Chem. Commun.* **441** (2005); (b) Ozin, G. A., Manners, I., Fournier-Bidoz, S., Arsenault, A.: Dream Nanomachines. *Adv. Mater.* **17**, 3011 (2005).
14. Kovtyukhova, N.: Toward Understanding of the Propulsion Mechanism of Rod-Shaped Nanoparticles That Catalyze Gas-Generating Reactions. *J. Phys. Chem. C* **112**, 6049 (2008).
15. Burghard, M.: A Freight Train of Nanotubes for Cargo Transport on the Nanoscale. *Angew. Chem. Int. Ed.* **47**, 8565–8566 (2008).
16. Sundararajan, S., Lammert, P. E., Zudans, A. W., Crespi, V. H., Sen, A.: Catalytic Motors for Transport of Colloidal Cargo. *Nano Lett.* **8**, 1271 (2008).
17. Tseng, G., Ellenbogen, J.: Toward Nanocomputers. *Science* **294**, 1293 (2001).
18. Goldstein, S. C., Budiu, M.: In: *Proc. 28th Annu. Int. Symp. Computer Architecture 2001*, Göteborg, Sweden, p. 178, ACM Press, New York (2001).
19. Sheriff, B. A., Wang, D., Heath, J. R., Kurtin, J. N.: Complementary Symmetry Nanowire Logic Circuits: Experimental Demonstrations and *In Silico* Optimizations. *ACS Nano* **2**, 1789–1798 (2008).
20. Green, J. E., Choi, J. W., Boukai, A., Bunimovich, Y., Johnston-Halperin, E., DeIonno, E., Luo, Y., Sheriff, B. A., Xu, K., Shin, Y. S., Heath, J. R.: A 160-Kilobit Molecular Electronic Memory Patterned at 10(11) Bits Per Square Centimetre. *Nature* **445**, 414–417 (2007).
21. Meyyappan, M. (ed.): *Carbon Nanotubes: Science and Applications*, CRS Press, Boca Raton (2005).
22. (a) Martin, B. R., Dermody, D. J., Reiss, B. D., Fang, M., Lyon, L. A., Natan, M. J., Mallouk, T. E.: Orthogonal Self-Assembly on Colloidal Gold-Platinum Nanorods. *Adv. Mater.* **11**, 1021 (1999); (b) Mbindyo, J. K. N., Reiss, B. D., Martin, B. R., Keating, C. D., Natan, M. J., Mallouk, T. E.: DNA-Directed Assembly of Gold Nanowires on Complementary Surfaces. *Adv. Mater.* **13**, 249 (2001); (c) Reiss, B. D., Mbindyo, J. N. K., Martin, B. R., Nicewarner, S. R., Mallouk, T. E., Natan, M. J., Keating, C. D.: DNA-Directed Assembly of Anisotropic Nanoparticles on Lithographically Defined Surfaces and in Solution. *Mater. Res. Soc. Symp. Proc.* **635**, C6.2.1 (2001).
23. (a) Kovtyukhova, N. I., Mallouk, T. E.: Nanowire p-n Heterojunction Diodes Made by Templated Assembly of Multilayer Carbon-Nanotube/Polymer/Semiconductor-Particle Shells Around Metal Nanowires. *Adv. Mater.* **17**, 187–192 (2005); (b) Kovtyukhova, N. I., Martin, B. R., Mbindyo, J. K. N., Smith, P. A., Razavi, B., Mayer, T. S., Mallouk, T. E.: Layer by Layer Assembly of Rectifying Junctions in and on Metal Nanowires. *J. Phys. Chem. B* **105**, 8762–8769 (2001); (c) Kovtyukhova, N. I., Martin, B. R., Mbindyo, J. K. N., Mallouk, T. E., Cabassi, M., Mayer, T. S.: Layer by Layer Self-Assembly Strategy for Template Synthesis of Nanoscale Devices. *Mater. Sci. Eng. C* **19**, 255 (2002).
24. Kovtyukhova, N. I., Mallouk, T. E., Mayer, T. S.: Templated Surface Sol-Gel Synthesis of SiO₂ Nanotubes and SiO₂-Insulated Metal Nanowires. *Adv. Mater.* **15**, 780 (2003).
25. Kovtyukhova, N. I., Kelley, B. K., Mallouk, T. E.: Coaxially Gated In-Wire Thin Film Transistors. *J. Am. Chem. Soc.* **126**, 12738 (2004).
26. Park, S., Chung, S. W., Mirkin, C.: Hybrid Organic–Inorganic, Rod-Shaped Nanoresistors and Diodes. *J. Am. Chem. Soc.* **126**, 11772–11773 (2004).
27. (a) Al-Mawlawi, D., Liu, C. Z., Moskovits, M.: Nanowires Formed in Anodic Oxide Nanotemplates. *J. Mater. Res.* **9**, 1014 (1994); (b) Nishizawa, M., Menon, V. P., Martin, C. R.: Metal Nanotubule Membranes with Electrochemically Switchable Ion-Transport Selectivity. *Science* **268**, 700 (1995).
28. (a) Colvin, V., Schlamp, M., Alivisatos, A. P.: Light-Emitting Diodes Made from Cadmium Selenide Nanocrystals and a Semiconducting Polymer. *Nature* **370**, 354 (1994); (b) Cassagneau, T., Mallouk, T. E., Fendler, J. H.: Layer-by-Layer Assembly of Thin-Film Zener Diodes from Conducting Polymers and CdSe Nanoparticles. *J. Am. Chem. Soc.* **120**, 7848 (1998); (c) Gao, M., Richter, B., Kirstein, S., Mohwald, H.: Electroluminescence Studies on Self-Assembled Films of PPV and CdSe Nanoparticles. *J. Phys. Chem.* **102**, 4096 (1998); (d) Kaschak, D., Lean, J., Waraksa, C., Saupe, G., Usami, H., Mallouk, T.:

- Photoinduced Energy and Electron Transfer Reactions in Lamellar Polyanion/Polycation Thin Films: Toward an Inorganic "Leaf". *J. Am. Chem. Soc.* **121**, 3435 (1999); (e) Feldheim, D., Grabar, K., Natan, M., Mallouk, T.: Electron Transfer in Self-Assembled Inorganic Polyelectrolyte/Metal Nanoparticle Heterostructures. *J. Am. Chem. Soc.* **118**, 7640 (1996).
29. (a) Ichinose, I., Senzu, H., Kunitake, T.: A Surface Sol-Gel Process of TiO₂ and Other Metal Oxide Films with Molecular Precision. *Chem. Mater.* **9**, 1296 (1997); (b) Fang, M., Kim, C. H., Martin, B. R., Mallouk, T. E.: Surface Sol-Gel Synthesis of Ultrathin Titanium and Tantalum Oxide Films. *J. Nanoparticle Res.* **1**, 43–49 (1999).
30. Kovtyukhova, N. I., Buzaneva, E. V., Waraksa, C. C., Martin, B., Mallouk, T. E.: Surface Sol-Gel Synthesis of Ultrathin Semiconductor Films. *Chem. Mater.* **12**, 383 (2000).
31. Pena, D., Mbindyo, J., Carado, A., Mallouk, T., Keating, C., Razavi, B., Mayer, T.: Template Growth of Photoconductive Metal-CdSe-Metal Nanowires. *J. Phys. Chem. B* **106**, 7458 (2002).
32. Cao, Y., Kovalev, A. E., Kim, J., Mayer, T. S., Mallouk, T. E.: Electrical Transport and Chemical Sensing Properties of Individual Conducting Polymer Nanowires. *Nano Lett.*, **8**, 4653–4658 (2008).
33. Nalwa, H. S. (ed.): *Handbook of Low and High Dielectric Constant Materials and Their Applications V1*, Academic Press, New York (1999).
34. Riley, G.: The race to replace copper. In: *Advanced Packaging*, E-Newsletter, 20 February (2008). <http://newsletters.pennnet.com/advancedpackaging/15734672.html>.
35. (a) Mitchell, D. T., Lee, S. B., Trofin, L., Li, N., Nevanen, T. K., Soderlund, H., Martin, C. R.: Smart Nanotubes for Bioseparations and Biocatalysis. *J. Am. Chem. Soc.* **124**, 11864 (2002); (b) Lakshmi, B. B., Dorhout, P. K., Martin, C. R.: Sol-Gel Template Synthesis of Semiconductor Nanostructures. *Chem. Mater.* **9**, 857 (1997); (c) Lakshmi, B. B., Patrissi, C. J., Martin, C. R.: Sol-Gel Template Synthesis of Semiconductor Oxide Micro- and Nanostructures. *Chem. Mater.* **9**, 2544 (1997).
36. Zhang, M., Bando, Y., Wada, K.: Silicon Dioxide Nanotubes Prepared by Anodic Alumina as Templates. *J. Mater. Res.* **15**, 387 (2000).
37. (a) Iler, R. K.: Multilayers of Colloidal Particles. *J. Colloid Interface Sci.* **21**, 569 (1966); (b) Colvin, V. L., Golstein, A. N., Alivisatos, A. P.: Semiconductor Nanocrystals Covalently Bound to Metal Surfaces with Self-Assembled Monolayers. *J. Am. Chem. Soc.* **114**, 5221 (1992); (c) Fendler, J.: Self-Assembled Nanostructured Materials. *Chem. Mater.* **8**, 1616 (1996); (d) Mallouk, T. E., Kim, H.-N., Ollivier, P. J., Keller, S. W.: Ultrathin Films Based on Layered Materials. In: Alberti, G., Bein, T. (eds.) *Comprehensive Supramolecular Chemistry* V7, p. 189, Elsevier Science, Oxford (1996).
38. Kleinfeld, E. R., Ferguson, G. S.: Healing of Defects in the Stepwise Formation of Polymer/Silicate Multilayer Films. *Chem. Mater.* **8**, 1575 (1996).
39. Nicolau, Y. F., Menard, J. C.: Solution Growth of Zinc Sulfide, Cadmium Sulfide and Zinc Cadmium Sulfide Thin Films by the Successive Ionic-Layer Adsorption and Reaction Process; Growth Mechanism. *J. Crystal Growth* **92**, 128 (1988).
40. Parfitt, G. D., Rochester C. H. (eds.): *Adsorption from Solution at the Solid/Liquid Interface*, Academic Press, London (1983).
41. Weas, R. C. (ed.): *Handbook of Chemistry and Physics*, 68th Ed., CRS Press, Boca Raton (1987–1988).
42. Jin, C., Luttmer, J. D., Smith, D. M., Ramos, T. A.: Nanoporous Silica as an Ultralow-*k* Dielectrics. *MRS Bull.* **22**, 10, 39 (1997).
43. Zhong, Z., Wang, D., Cui, Y., Bockrath, M. W., Lieber, C. M.: Nanowire Crossbar Arrays as Address Decoders for Integrated Nanosystems. *Science* **302**, 1377 (2003).
44. Bachtold, A., Hadley, P., Nakanishi, T., Dekker, C.: Logic Circuits with Carbon Nanotube Transistors. *Science* **294**, 1317 (2001).
45. Huang, Y., Duan, X., Cui, Y., Lauhon, L., Kim, K., Lieber, C. M.: Logic Gates and Computation from Assembled Nanowire Building Blocks. *Science* **294**, 1313 (2001).
46. Lauhon, L., Gudiksen, M., Wang, D., Lieber, C. M.: Epitaxial Core-Shell and Core-Multishell Nanowire Heterostructures. *Nature* **420**, 57 (2002).

47. Duan, H., Huang, Y., Lieber, C. M.: Nonvolatile Memory and Programmable Logic from Molecule-Gated Nanowires. *Nano Lett.* **2**, 487 (2002).
48. Solomon, P. M.: Device Innovation and Material Challenges at the Limits of CMOS Technology. *Annu. Rev. Mater. Sci.* **30**, 681 (2000).
49. Leobandung, E., Gu, J., Guo, L., Chou, S.: Wire-Channel and Wrap-Around-Gate Metal–Oxide–Semiconductor Field-Effect Transistors with a Significant Reduction of Short Channel Effects. *J. Vac. Sci. Technol. B* **15**, 2791 (1997).
50. Yamaguchi, K., Yoshida, T., Sugiura, T., Minoura, H.: A Novel Approach for CdS Thin-Film Deposition: Electrochemically Induced Atom-by-Atom Growth of CdS Thin Films from Acidic Chemical Bath. *J. Phys. Chem. B* **102**, 9677 (1998).
51. Xu, D., Xu, Y., Chen, D., Guo, G., Gui, L., Tang, Y.: Preparation of CdS Single-Crystal Nanowires by Electrochemically Induced Deposition. *Adv. Mater.* **12**, 520 (2000).
52. Weimer, P. K.: The TFT – A New Thin-Film Transistor. *Proc. IRE* 1462 (1962).
53. (a) Ridley, B., Nivi, B., Jacobson, J.: All-Inorganic Field Effect Transistors Fabricated by Printing. *Science* **286**, 746 (1999); (b) Reita, C.: Theory for field-effect mobility enhancement in multilayer structure thin-film transistors. *Inf. Display* **2**, 10 (1993).
54. (a) Sze, S. M.: *Physics of Semiconductor Devices*, Wiley, New York (1981); (b) Ando, T., Fowler, A., Stern, F.: *Electronic Properties of Two-Dimensional Systems*. *Rev. Mod. Phys.* **54**, 437 (1982).